i2c.c 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147
  1. /*
  2. * linux/arch/arm/plat-omap/i2c.c
  3. *
  4. * Helper module for board specific I2C bus registration
  5. *
  6. * Copyright (C) 2007 Nokia Corporation.
  7. *
  8. * Contact: Jarkko Nikula <jarkko.nikula@nokia.com>
  9. *
  10. * This program is free software; you can redistribute it and/or
  11. * modify it under the terms of the GNU General Public License
  12. * version 2 as published by the Free Software Foundation.
  13. *
  14. * This program is distributed in the hope that it will be useful, but
  15. * WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  17. * General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
  22. * 02110-1301 USA
  23. *
  24. */
  25. #include <linux/kernel.h>
  26. #include <linux/platform_device.h>
  27. #include <linux/i2c.h>
  28. #include <mach/mux.h>
  29. #define OMAP_I2C_SIZE 0x3f
  30. #define OMAP1_I2C_BASE 0xfffb3800
  31. #define OMAP2_I2C_BASE1 0x48070000
  32. #define OMAP2_I2C_BASE2 0x48072000
  33. #define OMAP2_I2C_BASE3 0x48060000
  34. static const char name[] = "i2c_omap";
  35. #define I2C_RESOURCE_BUILDER(base, irq) \
  36. { \
  37. .start = (base), \
  38. .end = (base) + OMAP_I2C_SIZE, \
  39. .flags = IORESOURCE_MEM, \
  40. }, \
  41. { \
  42. .start = (irq), \
  43. .flags = IORESOURCE_IRQ, \
  44. },
  45. static struct resource i2c_resources[][2] = {
  46. { I2C_RESOURCE_BUILDER(0, 0) },
  47. #if defined(CONFIG_ARCH_OMAP24XX) || defined(CONFIG_ARCH_OMAP34XX)
  48. { I2C_RESOURCE_BUILDER(OMAP2_I2C_BASE2, INT_24XX_I2C2_IRQ) },
  49. #endif
  50. #if defined(CONFIG_ARCH_OMAP34XX)
  51. { I2C_RESOURCE_BUILDER(OMAP2_I2C_BASE3, INT_34XX_I2C3_IRQ) },
  52. #endif
  53. };
  54. #define I2C_DEV_BUILDER(bus_id, res, data) \
  55. { \
  56. .id = (bus_id), \
  57. .name = name, \
  58. .num_resources = ARRAY_SIZE(res), \
  59. .resource = (res), \
  60. .dev = { \
  61. .platform_data = (data), \
  62. }, \
  63. }
  64. static u32 i2c_rate[ARRAY_SIZE(i2c_resources)];
  65. static struct platform_device omap_i2c_devices[] = {
  66. I2C_DEV_BUILDER(1, i2c_resources[0], &i2c_rate[0]),
  67. #if defined(CONFIG_ARCH_OMAP24XX) || defined(CONFIG_ARCH_OMAP34XX)
  68. I2C_DEV_BUILDER(2, i2c_resources[1], &i2c_rate[1]),
  69. #endif
  70. #if defined(CONFIG_ARCH_OMAP34XX)
  71. I2C_DEV_BUILDER(3, i2c_resources[2], &i2c_rate[2]),
  72. #endif
  73. };
  74. static void __init omap_i2c_mux_pins(int bus_id)
  75. {
  76. /* TODO: Muxing for OMAP3 */
  77. switch (bus_id) {
  78. case 1:
  79. if (cpu_class_is_omap1()) {
  80. omap_cfg_reg(I2C_SCL);
  81. omap_cfg_reg(I2C_SDA);
  82. } else if (cpu_is_omap24xx()) {
  83. omap_cfg_reg(M19_24XX_I2C1_SCL);
  84. omap_cfg_reg(L15_24XX_I2C1_SDA);
  85. }
  86. break;
  87. case 2:
  88. if (cpu_is_omap24xx()) {
  89. omap_cfg_reg(J15_24XX_I2C2_SCL);
  90. omap_cfg_reg(H19_24XX_I2C2_SDA);
  91. }
  92. break;
  93. }
  94. }
  95. int __init omap_register_i2c_bus(int bus_id, u32 clkrate,
  96. struct i2c_board_info const *info,
  97. unsigned len)
  98. {
  99. int ports, err;
  100. struct platform_device *pdev;
  101. struct resource *res;
  102. resource_size_t base, irq;
  103. if (cpu_class_is_omap1())
  104. ports = 1;
  105. else if (cpu_is_omap24xx())
  106. ports = 2;
  107. else if (cpu_is_omap34xx())
  108. ports = 3;
  109. BUG_ON(bus_id < 1 || bus_id > ports);
  110. if (info) {
  111. err = i2c_register_board_info(bus_id, info, len);
  112. if (err)
  113. return err;
  114. }
  115. pdev = &omap_i2c_devices[bus_id - 1];
  116. *(u32 *)pdev->dev.platform_data = clkrate;
  117. if (bus_id == 1) {
  118. res = pdev->resource;
  119. if (cpu_class_is_omap1()) {
  120. base = OMAP1_I2C_BASE;
  121. irq = INT_I2C;
  122. } else {
  123. base = OMAP2_I2C_BASE1;
  124. irq = INT_24XX_I2C1_IRQ;
  125. }
  126. res[0].start = base;
  127. res[0].end = base + OMAP_I2C_SIZE;
  128. res[1].start = irq;
  129. }
  130. omap_i2c_mux_pins(bus_id);
  131. return platform_device_register(pdev);
  132. }