time.c 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158
  1. /*
  2. * linux/arch/arm/mach-sa1100/time.c
  3. *
  4. * Copyright (C) 1998 Deborah Wallach.
  5. * Twiddles (C) 1999 Hugo Fiennes <hugo@empeg.com>
  6. *
  7. * 2000/03/29 (C) Nicolas Pitre <nico@cam.org>
  8. * Rewritten: big cleanup, much simpler, better HZ accuracy.
  9. *
  10. */
  11. #include <linux/init.h>
  12. #include <linux/errno.h>
  13. #include <linux/interrupt.h>
  14. #include <linux/irq.h>
  15. #include <linux/timex.h>
  16. #include <linux/clockchips.h>
  17. #include <asm/mach/time.h>
  18. #include <mach/hardware.h>
  19. #define MIN_OSCR_DELTA 2
  20. static irqreturn_t sa1100_ost0_interrupt(int irq, void *dev_id)
  21. {
  22. struct clock_event_device *c = dev_id;
  23. /* Disarm the compare/match, signal the event. */
  24. OIER &= ~OIER_E0;
  25. OSSR = OSSR_M0;
  26. c->event_handler(c);
  27. return IRQ_HANDLED;
  28. }
  29. static int
  30. sa1100_osmr0_set_next_event(unsigned long delta, struct clock_event_device *c)
  31. {
  32. unsigned long flags, next, oscr;
  33. raw_local_irq_save(flags);
  34. OIER |= OIER_E0;
  35. next = OSCR + delta;
  36. OSMR0 = next;
  37. oscr = OSCR;
  38. raw_local_irq_restore(flags);
  39. return (signed)(next - oscr) <= MIN_OSCR_DELTA ? -ETIME : 0;
  40. }
  41. static void
  42. sa1100_osmr0_set_mode(enum clock_event_mode mode, struct clock_event_device *c)
  43. {
  44. unsigned long flags;
  45. switch (mode) {
  46. case CLOCK_EVT_MODE_ONESHOT:
  47. case CLOCK_EVT_MODE_UNUSED:
  48. case CLOCK_EVT_MODE_SHUTDOWN:
  49. raw_local_irq_save(flags);
  50. OIER &= ~OIER_E0;
  51. OSSR = OSSR_M0;
  52. raw_local_irq_restore(flags);
  53. break;
  54. case CLOCK_EVT_MODE_RESUME:
  55. case CLOCK_EVT_MODE_PERIODIC:
  56. break;
  57. }
  58. }
  59. static struct clock_event_device ckevt_sa1100_osmr0 = {
  60. .name = "osmr0",
  61. .features = CLOCK_EVT_FEAT_ONESHOT,
  62. .shift = 32,
  63. .rating = 200,
  64. .cpumask = CPU_MASK_CPU0,
  65. .set_next_event = sa1100_osmr0_set_next_event,
  66. .set_mode = sa1100_osmr0_set_mode,
  67. };
  68. static cycle_t sa1100_read_oscr(void)
  69. {
  70. return OSCR;
  71. }
  72. static struct clocksource cksrc_sa1100_oscr = {
  73. .name = "oscr",
  74. .rating = 200,
  75. .read = sa1100_read_oscr,
  76. .mask = CLOCKSOURCE_MASK(32),
  77. .shift = 20,
  78. .flags = CLOCK_SOURCE_IS_CONTINUOUS,
  79. };
  80. static struct irqaction sa1100_timer_irq = {
  81. .name = "ost0",
  82. .flags = IRQF_DISABLED | IRQF_TIMER | IRQF_IRQPOLL,
  83. .handler = sa1100_ost0_interrupt,
  84. .dev_id = &ckevt_sa1100_osmr0,
  85. };
  86. static void __init sa1100_timer_init(void)
  87. {
  88. OIER = 0; /* disable any timer interrupts */
  89. OSSR = 0xf; /* clear status on all timers */
  90. ckevt_sa1100_osmr0.mult =
  91. div_sc(3686400, NSEC_PER_SEC, ckevt_sa1100_osmr0.shift);
  92. ckevt_sa1100_osmr0.max_delta_ns =
  93. clockevent_delta2ns(0x7fffffff, &ckevt_sa1100_osmr0);
  94. ckevt_sa1100_osmr0.min_delta_ns =
  95. clockevent_delta2ns(MIN_OSCR_DELTA * 2, &ckevt_sa1100_osmr0) + 1;
  96. cksrc_sa1100_oscr.mult =
  97. clocksource_hz2mult(CLOCK_TICK_RATE, cksrc_sa1100_oscr.shift);
  98. setup_irq(IRQ_OST0, &sa1100_timer_irq);
  99. clocksource_register(&cksrc_sa1100_oscr);
  100. clockevents_register_device(&ckevt_sa1100_osmr0);
  101. }
  102. #ifdef CONFIG_PM
  103. unsigned long osmr[4], oier;
  104. static void sa1100_timer_suspend(void)
  105. {
  106. osmr[0] = OSMR0;
  107. osmr[1] = OSMR1;
  108. osmr[2] = OSMR2;
  109. osmr[3] = OSMR3;
  110. oier = OIER;
  111. }
  112. static void sa1100_timer_resume(void)
  113. {
  114. OSSR = 0x0f;
  115. OSMR0 = osmr[0];
  116. OSMR1 = osmr[1];
  117. OSMR2 = osmr[2];
  118. OSMR3 = osmr[3];
  119. OIER = oier;
  120. /*
  121. * OSMR0 is the system timer: make sure OSCR is sufficiently behind
  122. */
  123. OSCR = OSMR0 - LATCH;
  124. }
  125. #else
  126. #define sa1100_timer_suspend NULL
  127. #define sa1100_timer_resume NULL
  128. #endif
  129. struct sys_timer sa1100_timer = {
  130. .init = sa1100_timer_init,
  131. .suspend = sa1100_timer_suspend,
  132. .resume = sa1100_timer_resume,
  133. };