map.h 2.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566
  1. /* arch/arm/mach-s3c2400/include/mach/map.h
  2. *
  3. * Copyright 2003,2007 Simtec Electronics
  4. * http://armlinux.simtec.co.uk/
  5. * Ben Dooks <ben@simtec.co.uk>
  6. *
  7. * Copyright 2003, Lucas Correia Villa Real
  8. *
  9. * S3C2400 - Memory map definitions
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of the GNU General Public License version 2 as
  13. * published by the Free Software Foundation.
  14. */
  15. #define S3C2400_PA_MEMCTRL (0x14000000)
  16. #define S3C2400_PA_USBHOST (0x14200000)
  17. #define S3C2400_PA_IRQ (0x14400000)
  18. #define S3C2400_PA_DMA (0x14600000)
  19. #define S3C2400_PA_CLKPWR (0x14800000)
  20. #define S3C2400_PA_LCD (0x14A00000)
  21. #define S3C2400_PA_UART (0x15000000)
  22. #define S3C2400_PA_TIMER (0x15100000)
  23. #define S3C2400_PA_USBDEV (0x15200140)
  24. #define S3C2400_PA_WATCHDOG (0x15300000)
  25. #define S3C2400_PA_IIC (0x15400000)
  26. #define S3C2400_PA_IIS (0x15508000)
  27. #define S3C2400_PA_GPIO (0x15600000)
  28. #define S3C2400_PA_RTC (0x15700040)
  29. #define S3C2400_PA_ADC (0x15800000)
  30. #define S3C2400_PA_SPI (0x15900000)
  31. #define S3C2400_PA_MMC (0x15A00000)
  32. #define S3C2400_SZ_MMC SZ_1M
  33. /* physical addresses of all the chip-select areas */
  34. #define S3C2400_CS0 (0x00000000)
  35. #define S3C2400_CS1 (0x02000000)
  36. #define S3C2400_CS2 (0x04000000)
  37. #define S3C2400_CS3 (0x06000000)
  38. #define S3C2400_CS4 (0x08000000)
  39. #define S3C2400_CS5 (0x0A000000)
  40. #define S3C2400_CS6 (0x0C000000)
  41. #define S3C2400_CS7 (0x0E000000)
  42. #define S3C2400_SDRAM_PA (S3C2400_CS6)
  43. /* Use a single interface for common resources between S3C24XX cpus */
  44. #define S3C24XX_PA_IRQ S3C2400_PA_IRQ
  45. #define S3C24XX_PA_MEMCTRL S3C2400_PA_MEMCTRL
  46. #define S3C24XX_PA_USBHOST S3C2400_PA_USBHOST
  47. #define S3C24XX_PA_DMA S3C2400_PA_DMA
  48. #define S3C24XX_PA_CLKPWR S3C2400_PA_CLKPWR
  49. #define S3C24XX_PA_LCD S3C2400_PA_LCD
  50. #define S3C24XX_PA_UART S3C2400_PA_UART
  51. #define S3C24XX_PA_TIMER S3C2400_PA_TIMER
  52. #define S3C24XX_PA_USBDEV S3C2400_PA_USBDEV
  53. #define S3C24XX_PA_WATCHDOG S3C2400_PA_WATCHDOG
  54. #define S3C24XX_PA_IIC S3C2400_PA_IIC
  55. #define S3C24XX_PA_IIS S3C2400_PA_IIS
  56. #define S3C24XX_PA_GPIO S3C2400_PA_GPIO
  57. #define S3C24XX_PA_RTC S3C2400_PA_RTC
  58. #define S3C24XX_PA_ADC S3C2400_PA_ADC
  59. #define S3C24XX_PA_SPI S3C2400_PA_SPI