clock.h 2.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374
  1. /*
  2. * linux/arch/arm/mach-omap2/clock.h
  3. *
  4. * Copyright (C) 2005-2008 Texas Instruments, Inc.
  5. * Copyright (C) 2004-2008 Nokia Corporation
  6. *
  7. * Contacts:
  8. * Richard Woodruff <r-woodruff2@ti.com>
  9. * Paul Walmsley
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of the GNU General Public License version 2 as
  13. * published by the Free Software Foundation.
  14. */
  15. #ifndef __ARCH_ARM_MACH_OMAP2_CLOCK_H
  16. #define __ARCH_ARM_MACH_OMAP2_CLOCK_H
  17. #include <mach/clock.h>
  18. /* The maximum error between a target DPLL rate and the rounded rate in Hz */
  19. #define DEFAULT_DPLL_RATE_TOLERANCE 50000
  20. int omap2_clk_enable(struct clk *clk);
  21. void omap2_clk_disable(struct clk *clk);
  22. long omap2_clk_round_rate(struct clk *clk, unsigned long rate);
  23. int omap2_clk_set_rate(struct clk *clk, unsigned long rate);
  24. int omap2_clk_set_parent(struct clk *clk, struct clk *new_parent);
  25. int omap2_dpll_rate_tolerance_set(struct clk *clk, unsigned int tolerance);
  26. long omap2_dpll_round_rate(struct clk *clk, unsigned long target_rate);
  27. #ifdef CONFIG_OMAP_RESET_CLOCKS
  28. void omap2_clk_disable_unused(struct clk *clk);
  29. #else
  30. #define omap2_clk_disable_unused NULL
  31. #endif
  32. void omap2_clksel_recalc(struct clk *clk);
  33. void omap2_init_clksel_parent(struct clk *clk);
  34. u32 omap2_clksel_get_divisor(struct clk *clk);
  35. u32 omap2_clksel_round_rate_div(struct clk *clk, unsigned long target_rate,
  36. u32 *new_div);
  37. u32 omap2_clksel_to_divisor(struct clk *clk, u32 field_val);
  38. u32 omap2_divisor_to_clksel(struct clk *clk, u32 div);
  39. void omap2_fixed_divisor_recalc(struct clk *clk);
  40. long omap2_clksel_round_rate(struct clk *clk, unsigned long target_rate);
  41. int omap2_clksel_set_rate(struct clk *clk, unsigned long rate);
  42. u32 omap2_get_dpll_rate(struct clk *clk);
  43. int omap2_wait_clock_ready(void __iomem *reg, u32 cval, const char *name);
  44. void omap2_clk_prepare_for_reboot(void);
  45. extern u8 cpu_mask;
  46. /* clksel_rate data common to 24xx/343x */
  47. static const struct clksel_rate gpt_32k_rates[] = {
  48. { .div = 1, .val = 0, .flags = RATE_IN_24XX | RATE_IN_343X | DEFAULT_RATE },
  49. { .div = 0 }
  50. };
  51. static const struct clksel_rate gpt_sys_rates[] = {
  52. { .div = 1, .val = 1, .flags = RATE_IN_24XX | RATE_IN_343X | DEFAULT_RATE },
  53. { .div = 0 }
  54. };
  55. static const struct clksel_rate gfx_l3_rates[] = {
  56. { .div = 1, .val = 1, .flags = RATE_IN_24XX | RATE_IN_343X },
  57. { .div = 2, .val = 2, .flags = RATE_IN_24XX | RATE_IN_343X | DEFAULT_RATE },
  58. { .div = 3, .val = 3, .flags = RATE_IN_243X | RATE_IN_343X },
  59. { .div = 4, .val = 4, .flags = RATE_IN_243X | RATE_IN_343X },
  60. { .div = 0 }
  61. };
  62. #endif