acpi_lpss.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440
  1. /*
  2. * ACPI support for Intel Lynxpoint LPSS.
  3. *
  4. * Copyright (C) 2013, Intel Corporation
  5. * Authors: Mika Westerberg <mika.westerberg@linux.intel.com>
  6. * Rafael J. Wysocki <rafael.j.wysocki@intel.com>
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. */
  12. #include <linux/acpi.h>
  13. #include <linux/clk.h>
  14. #include <linux/clkdev.h>
  15. #include <linux/clk-provider.h>
  16. #include <linux/err.h>
  17. #include <linux/io.h>
  18. #include <linux/platform_device.h>
  19. #include <linux/platform_data/clk-lpss.h>
  20. #include <linux/pm_runtime.h>
  21. #include "internal.h"
  22. ACPI_MODULE_NAME("acpi_lpss");
  23. #define LPSS_CLK_SIZE 0x04
  24. #define LPSS_LTR_SIZE 0x18
  25. /* Offsets relative to LPSS_PRIVATE_OFFSET */
  26. #define LPSS_GENERAL 0x08
  27. #define LPSS_GENERAL_LTR_MODE_SW BIT(2)
  28. #define LPSS_GENERAL_UART_RTS_OVRD BIT(3)
  29. #define LPSS_SW_LTR 0x10
  30. #define LPSS_AUTO_LTR 0x14
  31. #define LPSS_TX_INT 0x20
  32. #define LPSS_TX_INT_MASK BIT(1)
  33. struct lpss_shared_clock {
  34. const char *name;
  35. unsigned long rate;
  36. struct clk *clk;
  37. };
  38. struct lpss_private_data;
  39. struct lpss_device_desc {
  40. bool clk_required;
  41. const char *clkdev_name;
  42. bool ltr_required;
  43. unsigned int prv_offset;
  44. size_t prv_size_override;
  45. bool clk_gate;
  46. struct lpss_shared_clock *shared_clock;
  47. void (*setup)(struct lpss_private_data *pdata);
  48. };
  49. static struct lpss_device_desc lpss_dma_desc = {
  50. .clk_required = true,
  51. .clkdev_name = "hclk",
  52. };
  53. struct lpss_private_data {
  54. void __iomem *mmio_base;
  55. resource_size_t mmio_size;
  56. struct clk *clk;
  57. const struct lpss_device_desc *dev_desc;
  58. };
  59. static void lpss_uart_setup(struct lpss_private_data *pdata)
  60. {
  61. unsigned int offset;
  62. u32 reg;
  63. offset = pdata->dev_desc->prv_offset + LPSS_TX_INT;
  64. reg = readl(pdata->mmio_base + offset);
  65. writel(reg | LPSS_TX_INT_MASK, pdata->mmio_base + offset);
  66. offset = pdata->dev_desc->prv_offset + LPSS_GENERAL;
  67. reg = readl(pdata->mmio_base + offset);
  68. writel(reg | LPSS_GENERAL_UART_RTS_OVRD, pdata->mmio_base + offset);
  69. }
  70. static struct lpss_device_desc lpt_dev_desc = {
  71. .clk_required = true,
  72. .prv_offset = 0x800,
  73. .ltr_required = true,
  74. .clk_gate = true,
  75. };
  76. static struct lpss_device_desc lpt_uart_dev_desc = {
  77. .clk_required = true,
  78. .prv_offset = 0x800,
  79. .ltr_required = true,
  80. .clk_gate = true,
  81. .setup = lpss_uart_setup,
  82. };
  83. static struct lpss_device_desc lpt_sdio_dev_desc = {
  84. .prv_offset = 0x1000,
  85. .prv_size_override = 0x1018,
  86. .ltr_required = true,
  87. };
  88. static struct lpss_shared_clock uart_clock = {
  89. .name = "uart_clk",
  90. .rate = 44236800,
  91. };
  92. static struct lpss_device_desc byt_uart_dev_desc = {
  93. .clk_required = true,
  94. .prv_offset = 0x800,
  95. .clk_gate = true,
  96. .shared_clock = &uart_clock,
  97. .setup = lpss_uart_setup,
  98. };
  99. static struct lpss_shared_clock spi_clock = {
  100. .name = "spi_clk",
  101. .rate = 50000000,
  102. };
  103. static struct lpss_device_desc byt_spi_dev_desc = {
  104. .clk_required = true,
  105. .prv_offset = 0x400,
  106. .clk_gate = true,
  107. .shared_clock = &spi_clock,
  108. };
  109. static struct lpss_device_desc byt_sdio_dev_desc = {
  110. .clk_required = true,
  111. };
  112. static struct lpss_shared_clock i2c_clock = {
  113. .name = "i2c_clk",
  114. .rate = 100000000,
  115. };
  116. static struct lpss_device_desc byt_i2c_dev_desc = {
  117. .clk_required = true,
  118. .prv_offset = 0x800,
  119. .shared_clock = &i2c_clock,
  120. };
  121. static const struct acpi_device_id acpi_lpss_device_ids[] = {
  122. /* Generic LPSS devices */
  123. { "INTL9C60", (unsigned long)&lpss_dma_desc },
  124. /* Lynxpoint LPSS devices */
  125. { "INT33C0", (unsigned long)&lpt_dev_desc },
  126. { "INT33C1", (unsigned long)&lpt_dev_desc },
  127. { "INT33C2", (unsigned long)&lpt_dev_desc },
  128. { "INT33C3", (unsigned long)&lpt_dev_desc },
  129. { "INT33C4", (unsigned long)&lpt_uart_dev_desc },
  130. { "INT33C5", (unsigned long)&lpt_uart_dev_desc },
  131. { "INT33C6", (unsigned long)&lpt_sdio_dev_desc },
  132. { "INT33C7", },
  133. /* BayTrail LPSS devices */
  134. { "80860F0A", (unsigned long)&byt_uart_dev_desc },
  135. { "80860F0E", (unsigned long)&byt_spi_dev_desc },
  136. { "80860F14", (unsigned long)&byt_sdio_dev_desc },
  137. { "80860F41", (unsigned long)&byt_i2c_dev_desc },
  138. { "INT33B2", },
  139. { "INT3430", (unsigned long)&lpt_dev_desc },
  140. { "INT3431", (unsigned long)&lpt_dev_desc },
  141. { "INT3432", (unsigned long)&lpt_dev_desc },
  142. { "INT3433", (unsigned long)&lpt_dev_desc },
  143. { "INT3434", (unsigned long)&lpt_uart_dev_desc },
  144. { "INT3435", (unsigned long)&lpt_uart_dev_desc },
  145. { "INT3436", (unsigned long)&lpt_sdio_dev_desc },
  146. { "INT3437", },
  147. { }
  148. };
  149. static int is_memory(struct acpi_resource *res, void *not_used)
  150. {
  151. struct resource r;
  152. return !acpi_dev_resource_memory(res, &r);
  153. }
  154. /* LPSS main clock device. */
  155. static struct platform_device *lpss_clk_dev;
  156. static inline void lpt_register_clock_device(void)
  157. {
  158. lpss_clk_dev = platform_device_register_simple("clk-lpt", -1, NULL, 0);
  159. }
  160. static int register_device_clock(struct acpi_device *adev,
  161. struct lpss_private_data *pdata)
  162. {
  163. const struct lpss_device_desc *dev_desc = pdata->dev_desc;
  164. struct lpss_shared_clock *shared_clock = dev_desc->shared_clock;
  165. struct clk *clk = ERR_PTR(-ENODEV);
  166. struct lpss_clk_data *clk_data;
  167. const char *parent;
  168. if (!lpss_clk_dev)
  169. lpt_register_clock_device();
  170. clk_data = platform_get_drvdata(lpss_clk_dev);
  171. if (!clk_data)
  172. return -ENODEV;
  173. if (dev_desc->clkdev_name) {
  174. clk_register_clkdev(clk_data->clk, dev_desc->clkdev_name,
  175. dev_name(&adev->dev));
  176. return 0;
  177. }
  178. if (!pdata->mmio_base
  179. || pdata->mmio_size < dev_desc->prv_offset + LPSS_CLK_SIZE)
  180. return -ENODATA;
  181. parent = clk_data->name;
  182. if (shared_clock) {
  183. clk = shared_clock->clk;
  184. if (!clk) {
  185. clk = clk_register_fixed_rate(NULL, shared_clock->name,
  186. "lpss_clk", 0,
  187. shared_clock->rate);
  188. shared_clock->clk = clk;
  189. }
  190. parent = shared_clock->name;
  191. }
  192. if (dev_desc->clk_gate) {
  193. clk = clk_register_gate(NULL, dev_name(&adev->dev), parent, 0,
  194. pdata->mmio_base + dev_desc->prv_offset,
  195. 0, 0, NULL);
  196. pdata->clk = clk;
  197. }
  198. if (IS_ERR(clk))
  199. return PTR_ERR(clk);
  200. clk_register_clkdev(clk, NULL, dev_name(&adev->dev));
  201. return 0;
  202. }
  203. static int acpi_lpss_create_device(struct acpi_device *adev,
  204. const struct acpi_device_id *id)
  205. {
  206. struct lpss_device_desc *dev_desc;
  207. struct lpss_private_data *pdata;
  208. struct resource_list_entry *rentry;
  209. struct list_head resource_list;
  210. int ret;
  211. dev_desc = (struct lpss_device_desc *)id->driver_data;
  212. if (!dev_desc)
  213. return acpi_create_platform_device(adev, id);
  214. pdata = kzalloc(sizeof(*pdata), GFP_KERNEL);
  215. if (!pdata)
  216. return -ENOMEM;
  217. INIT_LIST_HEAD(&resource_list);
  218. ret = acpi_dev_get_resources(adev, &resource_list, is_memory, NULL);
  219. if (ret < 0)
  220. goto err_out;
  221. list_for_each_entry(rentry, &resource_list, node)
  222. if (resource_type(&rentry->res) == IORESOURCE_MEM) {
  223. if (dev_desc->prv_size_override)
  224. pdata->mmio_size = dev_desc->prv_size_override;
  225. else
  226. pdata->mmio_size = resource_size(&rentry->res);
  227. pdata->mmio_base = ioremap(rentry->res.start,
  228. pdata->mmio_size);
  229. break;
  230. }
  231. acpi_dev_free_resource_list(&resource_list);
  232. pdata->dev_desc = dev_desc;
  233. if (dev_desc->clk_required) {
  234. ret = register_device_clock(adev, pdata);
  235. if (ret) {
  236. /* Skip the device, but continue the namespace scan. */
  237. ret = 0;
  238. goto err_out;
  239. }
  240. }
  241. /*
  242. * This works around a known issue in ACPI tables where LPSS devices
  243. * have _PS0 and _PS3 without _PSC (and no power resources), so
  244. * acpi_bus_init_power() will assume that the BIOS has put them into D0.
  245. */
  246. ret = acpi_device_fix_up_power(adev);
  247. if (ret) {
  248. /* Skip the device, but continue the namespace scan. */
  249. ret = 0;
  250. goto err_out;
  251. }
  252. if (dev_desc->setup)
  253. dev_desc->setup(pdata);
  254. adev->driver_data = pdata;
  255. ret = acpi_create_platform_device(adev, id);
  256. if (ret > 0)
  257. return ret;
  258. adev->driver_data = NULL;
  259. err_out:
  260. kfree(pdata);
  261. return ret;
  262. }
  263. static int lpss_reg_read(struct device *dev, unsigned int reg, u32 *val)
  264. {
  265. struct acpi_device *adev;
  266. struct lpss_private_data *pdata;
  267. unsigned long flags;
  268. int ret;
  269. ret = acpi_bus_get_device(ACPI_HANDLE(dev), &adev);
  270. if (WARN_ON(ret))
  271. return ret;
  272. spin_lock_irqsave(&dev->power.lock, flags);
  273. if (pm_runtime_suspended(dev)) {
  274. ret = -EAGAIN;
  275. goto out;
  276. }
  277. pdata = acpi_driver_data(adev);
  278. if (WARN_ON(!pdata || !pdata->mmio_base)) {
  279. ret = -ENODEV;
  280. goto out;
  281. }
  282. *val = readl(pdata->mmio_base + pdata->dev_desc->prv_offset + reg);
  283. out:
  284. spin_unlock_irqrestore(&dev->power.lock, flags);
  285. return ret;
  286. }
  287. static ssize_t lpss_ltr_show(struct device *dev, struct device_attribute *attr,
  288. char *buf)
  289. {
  290. u32 ltr_value = 0;
  291. unsigned int reg;
  292. int ret;
  293. reg = strcmp(attr->attr.name, "auto_ltr") ? LPSS_SW_LTR : LPSS_AUTO_LTR;
  294. ret = lpss_reg_read(dev, reg, &ltr_value);
  295. if (ret)
  296. return ret;
  297. return snprintf(buf, PAGE_SIZE, "%08x\n", ltr_value);
  298. }
  299. static ssize_t lpss_ltr_mode_show(struct device *dev,
  300. struct device_attribute *attr, char *buf)
  301. {
  302. u32 ltr_mode = 0;
  303. char *outstr;
  304. int ret;
  305. ret = lpss_reg_read(dev, LPSS_GENERAL, &ltr_mode);
  306. if (ret)
  307. return ret;
  308. outstr = (ltr_mode & LPSS_GENERAL_LTR_MODE_SW) ? "sw" : "auto";
  309. return sprintf(buf, "%s\n", outstr);
  310. }
  311. static DEVICE_ATTR(auto_ltr, S_IRUSR, lpss_ltr_show, NULL);
  312. static DEVICE_ATTR(sw_ltr, S_IRUSR, lpss_ltr_show, NULL);
  313. static DEVICE_ATTR(ltr_mode, S_IRUSR, lpss_ltr_mode_show, NULL);
  314. static struct attribute *lpss_attrs[] = {
  315. &dev_attr_auto_ltr.attr,
  316. &dev_attr_sw_ltr.attr,
  317. &dev_attr_ltr_mode.attr,
  318. NULL,
  319. };
  320. static struct attribute_group lpss_attr_group = {
  321. .attrs = lpss_attrs,
  322. .name = "lpss_ltr",
  323. };
  324. static int acpi_lpss_platform_notify(struct notifier_block *nb,
  325. unsigned long action, void *data)
  326. {
  327. struct platform_device *pdev = to_platform_device(data);
  328. struct lpss_private_data *pdata;
  329. struct acpi_device *adev;
  330. const struct acpi_device_id *id;
  331. int ret = 0;
  332. id = acpi_match_device(acpi_lpss_device_ids, &pdev->dev);
  333. if (!id || !id->driver_data)
  334. return 0;
  335. if (acpi_bus_get_device(ACPI_HANDLE(&pdev->dev), &adev))
  336. return 0;
  337. pdata = acpi_driver_data(adev);
  338. if (!pdata || !pdata->mmio_base || !pdata->dev_desc->ltr_required)
  339. return 0;
  340. if (pdata->mmio_size < pdata->dev_desc->prv_offset + LPSS_LTR_SIZE) {
  341. dev_err(&pdev->dev, "MMIO size insufficient to access LTR\n");
  342. return 0;
  343. }
  344. if (action == BUS_NOTIFY_ADD_DEVICE)
  345. ret = sysfs_create_group(&pdev->dev.kobj, &lpss_attr_group);
  346. else if (action == BUS_NOTIFY_DEL_DEVICE)
  347. sysfs_remove_group(&pdev->dev.kobj, &lpss_attr_group);
  348. return ret;
  349. }
  350. static struct notifier_block acpi_lpss_nb = {
  351. .notifier_call = acpi_lpss_platform_notify,
  352. };
  353. static struct acpi_scan_handler lpss_handler = {
  354. .ids = acpi_lpss_device_ids,
  355. .attach = acpi_lpss_create_device,
  356. };
  357. void __init acpi_lpss_init(void)
  358. {
  359. if (!lpt_clk_init()) {
  360. bus_register_notifier(&platform_bus_type, &acpi_lpss_nb);
  361. acpi_scan_add_handler(&lpss_handler);
  362. }
  363. }