common.c 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. /*
  2. * This file contains common code that is intended to be used across
  3. * boards so that it's not replicated.
  4. *
  5. * Copyright (C) 2011 Xilinx
  6. *
  7. * This software is licensed under the terms of the GNU General Public
  8. * License version 2, as published by the Free Software Foundation, and
  9. * may be copied, distributed, and modified under those terms.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. */
  16. #include <linux/init.h>
  17. #include <linux/kernel.h>
  18. #include <linux/cpumask.h>
  19. #include <linux/platform_device.h>
  20. #include <linux/clk.h>
  21. #include <linux/of_irq.h>
  22. #include <linux/of_platform.h>
  23. #include <linux/of.h>
  24. #include <asm/mach/arch.h>
  25. #include <asm/mach/map.h>
  26. #include <asm/mach-types.h>
  27. #include <asm/page.h>
  28. #include <asm/hardware/gic.h>
  29. #include <asm/hardware/cache-l2x0.h>
  30. #include <mach/zynq_soc.h>
  31. #include "common.h"
  32. static struct of_device_id zynq_of_bus_ids[] __initdata = {
  33. { .compatible = "simple-bus", },
  34. {}
  35. };
  36. /**
  37. * xilinx_init_machine() - System specific initialization, intended to be
  38. * called from board specific initialization.
  39. */
  40. static void __init xilinx_init_machine(void)
  41. {
  42. /*
  43. * 64KB way size, 8-way associativity, parity disabled
  44. */
  45. l2x0_of_init(0x02060000, 0xF0F0FFFF);
  46. of_platform_bus_probe(NULL, zynq_of_bus_ids, NULL);
  47. }
  48. static struct of_device_id irq_match[] __initdata = {
  49. { .compatible = "arm,cortex-a9-gic", .data = gic_of_init, },
  50. { }
  51. };
  52. /**
  53. * xilinx_irq_init() - Interrupt controller initialization for the GIC.
  54. */
  55. static void __init xilinx_irq_init(void)
  56. {
  57. of_irq_init(irq_match);
  58. }
  59. /* The minimum devices needed to be mapped before the VM system is up and
  60. * running include the GIC, UART and Timer Counter.
  61. */
  62. static struct map_desc io_desc[] __initdata = {
  63. {
  64. .virtual = TTC0_VIRT,
  65. .pfn = __phys_to_pfn(TTC0_PHYS),
  66. .length = SZ_4K,
  67. .type = MT_DEVICE,
  68. }, {
  69. .virtual = SCU_PERIPH_VIRT,
  70. .pfn = __phys_to_pfn(SCU_PERIPH_PHYS),
  71. .length = SZ_8K,
  72. .type = MT_DEVICE,
  73. },
  74. #ifdef CONFIG_DEBUG_LL
  75. {
  76. .virtual = UART0_VIRT,
  77. .pfn = __phys_to_pfn(UART0_PHYS),
  78. .length = SZ_4K,
  79. .type = MT_DEVICE,
  80. },
  81. #endif
  82. };
  83. /**
  84. * xilinx_map_io() - Create memory mappings needed for early I/O.
  85. */
  86. static void __init xilinx_map_io(void)
  87. {
  88. iotable_init(io_desc, ARRAY_SIZE(io_desc));
  89. }
  90. static const char *xilinx_dt_match[] = {
  91. "xlnx,zynq-ep107",
  92. NULL
  93. };
  94. MACHINE_START(XILINX_EP107, "Xilinx Zynq Platform")
  95. .map_io = xilinx_map_io,
  96. .init_irq = xilinx_irq_init,
  97. .handle_irq = gic_handle_irq,
  98. .init_machine = xilinx_init_machine,
  99. .timer = &xttcpss_sys_timer,
  100. .dt_compat = xilinx_dt_match,
  101. MACHINE_END