Página inicial Explorar Ajuda
Registrar Entrar
phyus
/
linux-vybrid_public
8
0
Fork 0
Arquivos Issues 0 Pull Requests 0 Wiki
Tree: f779b7dd32
Branches Tags
linux-vybrid_pu...
/
arch
/
arm
/
mach-s5p64x0
/
include
/
mach
/
regs-gpio.h

regs-gpio.h 2.0 KB
Histórico Raw

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162 
  1. /* linux/arch/arm/mach-s5p64x0/include/mach/regs-gpio.h
    2. 

  2.  *
    3. 

  3.  * Copyright (c) 2009-2010 Samsung Electronics Co., Ltd.
    4. 

  4.  *		http://www.samsung.com
    5. 

  5.  *
    6. 

  6.  * S5P64X0 - GPIO register definitions
    7. 

  7.  *
    8. 

  8.  * This program is free software; you can redistribute it and/or modify
    9. 

  9.  * it under the terms of the GNU General Public License version 2 as
    10. 

  10.  * published by the Free Software Foundation.
    11. 

  11. */
    12. 

  12. 

  13. #ifndef __ASM_ARCH_REGS_GPIO_H
    14. 

  14. #define __ASM_ARCH_REGS_GPIO_H __FILE__
    15. 

  15. 

  16. #include <mach/map.h>
    17. 

  17. 

  18. /* Will be implemented S5P6442 GPIOlib */
    19. 

  19. 

  20. /* Base addresses for each of the banks */
    21. 

  21. 

  22. #define S5P6440_GPA_BASE		(S5P_VA_GPIO + 0x0000)
    23. 

  23. #define S5P6440_GPB_BASE		(S5P_VA_GPIO + 0x0020)
    24. 

  24. #define S5P6440_GPC_BASE		(S5P_VA_GPIO + 0x0040)
    25. 

  25. #define S5P6440_GPF_BASE		(S5P_VA_GPIO + 0x00A0)
    26. 

  26. #define S5P6440_GPG_BASE		(S5P_VA_GPIO + 0x00C0)
    27. 

  27. #define S5P6440_GPH_BASE		(S5P_VA_GPIO + 0x00E0)
    28. 

  28. #define S5P6440_GPI_BASE		(S5P_VA_GPIO + 0x0100)
    29. 

  29. #define S5P6440_GPJ_BASE		(S5P_VA_GPIO + 0x0120)
    30. 

  30. #define S5P6440_GPN_BASE		(S5P_VA_GPIO + 0x0830)
    31. 

  31. #define S5P6440_GPP_BASE		(S5P_VA_GPIO + 0x0160)
    32. 

  32. #define S5P6440_GPR_BASE		(S5P_VA_GPIO + 0x0290)
    33. 

  33. 

  34. #define S5P6440_EINT0CON0		(S5P_VA_GPIO + 0x900)
    35. 

  35. #define S5P6440_EINT0FLTCON0		(S5P_VA_GPIO + 0x910)
    36. 

  36. #define S5P6440_EINT0FLTCON1		(S5P_VA_GPIO + 0x914)
    37. 

  37. #define S5P6440_EINT0MASK		(S5P_VA_GPIO + 0x920)
    38. 

  38. #define S5P6440_EINT0PEND		(S5P_VA_GPIO + 0x924)
    39. 

  39. 

  40. /* for LCD */
    41. 

  41. 

  42. #define S5P6440_SPCON_LCD_SEL_RGB	(1 << 0)
    43. 

  43. #define S5P6440_SPCON_LCD_SEL_MASK	(3 << 0)
    44. 

  44. 

  45. /*
    46. 

  46.  * These set of macros are not really useful for the
    47. 

  47.  * GPF/GPI/GPJ/GPN/GPP, useful for others set of GPIO's (4 bit)
    48. 

  48.  */
    49. 

  49. 

  50. #define S5P6440_GPIO_CONMASK(__gpio)	(0xf << ((__gpio) * 4))
    51. 

  51. #define S5P6440_GPIO_INPUT(__gpio)	(0x0 << ((__gpio) * 4))
    52. 

  52. #define S5P6440_GPIO_OUTPUT(__gpio)	(0x1 << ((__gpio) * 4))
    53. 

  53. 

  54. /*
    55. 

  55.  * Use these macros for GPF/GPI/GPJ/GPN/GPP set of GPIO (2 bit)
    56. 

  56.  */
    57. 

  57. 

  58. #define S5P6440_GPIO2_CONMASK(__gpio)	(0x3 << ((__gpio) * 2))
    59. 

  59. #define S5P6440_GPIO2_INPUT(__gpio)	(0x0 << ((__gpio) * 2))
    60. 

  60. #define S5P6440_GPIO2_OUTPUT(__gpio)	(0x1 << ((__gpio) * 2))
    61. 

  61. 

  62. #endif /* __ASM_ARCH_REGS_GPIO_H */
    63.