trampoline.S 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166
  1. /*
  2. *
  3. * Trampoline.S Derived from Setup.S by Linus Torvalds
  4. *
  5. * 4 Jan 1997 Michael Chastain: changed to gnu as.
  6. * 15 Sept 2005 Eric Biederman: 64bit PIC support
  7. *
  8. * Entry: CS:IP point to the start of our code, we are
  9. * in real mode with no stack, but the rest of the
  10. * trampoline page to make our stack and everything else
  11. * is a mystery.
  12. *
  13. * In fact we don't actually need a stack so we don't
  14. * set one up.
  15. *
  16. * On entry to trampoline_data, the processor is in real mode
  17. * with 16-bit addressing and 16-bit data. CS has some value
  18. * and IP is zero. Thus, data addresses need to be absolute
  19. * (no relocation) and are taken with regard to r_base.
  20. *
  21. * With the addition of trampoline_level4_pgt this code can
  22. * now enter a 64bit kernel that lives at arbitrary 64bit
  23. * physical addresses.
  24. *
  25. * If you work on this file, check the object module with objdump
  26. * --full-contents --reloc to make sure there are no relocation
  27. * entries.
  28. */
  29. #include <linux/linkage.h>
  30. #include <asm/pgtable.h>
  31. #include <asm/page.h>
  32. #include <asm/msr.h>
  33. #include <asm/segment.h>
  34. .data
  35. .code16
  36. ENTRY(trampoline_data)
  37. r_base = .
  38. cli # We should be safe anyway
  39. wbinvd
  40. mov %cs, %ax # Code and data in the same place
  41. mov %ax, %ds
  42. mov %ax, %es
  43. mov %ax, %ss
  44. movl $0xA5A5A5A5, trampoline_data - r_base
  45. # write marker for master knows we're running
  46. # Setup stack
  47. movw $(trampoline_stack_end - r_base), %sp
  48. call verify_cpu # Verify the cpu supports long mode
  49. testl %eax, %eax # Check for return code
  50. jnz no_longmode
  51. mov %cs, %ax
  52. movzx %ax, %esi # Find the 32bit trampoline location
  53. shll $4, %esi
  54. # Fixup the vectors
  55. addl %esi, startup_32_vector - r_base
  56. addl %esi, startup_64_vector - r_base
  57. addl %esi, tgdt + 2 - r_base # Fixup the gdt pointer
  58. /*
  59. * GDT tables in non default location kernel can be beyond 16MB and
  60. * lgdt will not be able to load the address as in real mode default
  61. * operand size is 16bit. Use lgdtl instead to force operand size
  62. * to 32 bit.
  63. */
  64. lidtl tidt - r_base # load idt with 0, 0
  65. lgdtl tgdt - r_base # load gdt with whatever is appropriate
  66. xor %ax, %ax
  67. inc %ax # protected mode (PE) bit
  68. lmsw %ax # into protected mode
  69. # flush prefetch and jump to startup_32
  70. ljmpl *(startup_32_vector - r_base)
  71. .code32
  72. .balign 4
  73. startup_32:
  74. movl $__KERNEL_DS, %eax # Initialize the %ds segment register
  75. movl %eax, %ds
  76. xorl %eax, %eax
  77. btsl $5, %eax # Enable PAE mode
  78. movl %eax, %cr4
  79. # Setup trampoline 4 level pagetables
  80. leal (trampoline_level4_pgt - r_base)(%esi), %eax
  81. movl %eax, %cr3
  82. movl $MSR_EFER, %ecx
  83. movl $(1 << _EFER_LME), %eax # Enable Long Mode
  84. xorl %edx, %edx
  85. wrmsr
  86. xorl %eax, %eax
  87. btsl $31, %eax # Enable paging and in turn activate Long Mode
  88. btsl $0, %eax # Enable protected mode
  89. movl %eax, %cr0
  90. /*
  91. * At this point we're in long mode but in 32bit compatibility mode
  92. * with EFER.LME = 1, CS.L = 0, CS.D = 1 (and in turn
  93. * EFER.LMA = 1). Now we want to jump in 64bit mode, to do that we use
  94. * the new gdt/idt that has __KERNEL_CS with CS.L = 1.
  95. */
  96. ljmp *(startup_64_vector - r_base)(%esi)
  97. .code64
  98. .balign 4
  99. startup_64:
  100. # Now jump into the kernel using virtual addresses
  101. movq $secondary_startup_64, %rax
  102. jmp *%rax
  103. .code16
  104. no_longmode:
  105. hlt
  106. jmp no_longmode
  107. #include "verify_cpu.S"
  108. # Careful these need to be in the same 64K segment as the above;
  109. tidt:
  110. .word 0 # idt limit = 0
  111. .word 0, 0 # idt base = 0L
  112. # Duplicate the global descriptor table
  113. # so the kernel can live anywhere
  114. .balign 4
  115. tgdt:
  116. .short tgdt_end - tgdt # gdt limit
  117. .long tgdt - r_base
  118. .short 0
  119. .quad 0x00cf9b000000ffff # __KERNEL32_CS
  120. .quad 0x00af9b000000ffff # __KERNEL_CS
  121. .quad 0x00cf93000000ffff # __KERNEL_DS
  122. tgdt_end:
  123. .balign 4
  124. startup_32_vector:
  125. .long startup_32 - r_base
  126. .word __KERNEL32_CS, 0
  127. .balign 4
  128. startup_64_vector:
  129. .long startup_64 - r_base
  130. .word __KERNEL_CS, 0
  131. trampoline_stack:
  132. .org 0x1000
  133. trampoline_stack_end:
  134. ENTRY(trampoline_level4_pgt)
  135. .quad level3_ident_pgt - __START_KERNEL_map + _KERNPG_TABLE
  136. .fill 510,8,0
  137. .quad level3_kernel_pgt - __START_KERNEL_map + _KERNPG_TABLE
  138. ENTRY(trampoline_end)