mpc8349emitx.dts 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252
  1. /*
  2. * MPC8349E-mITX Device Tree Source
  3. *
  4. * Copyright 2006 Freescale Semiconductor Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. / {
  12. model = "MPC8349EMITX";
  13. compatible = "MPC8349EMITX", "MPC834xMITX", "MPC83xxMITX";
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. cpus {
  17. #address-cells = <1>;
  18. #size-cells = <0>;
  19. PowerPC,8349@0 {
  20. device_type = "cpu";
  21. reg = <0>;
  22. d-cache-line-size = <20>;
  23. i-cache-line-size = <20>;
  24. d-cache-size = <8000>;
  25. i-cache-size = <8000>;
  26. timebase-frequency = <0>; // from bootloader
  27. bus-frequency = <0>; // from bootloader
  28. clock-frequency = <0>; // from bootloader
  29. 32-bit;
  30. };
  31. };
  32. memory {
  33. device_type = "memory";
  34. reg = <00000000 10000000>;
  35. };
  36. soc8349@e0000000 {
  37. #address-cells = <1>;
  38. #size-cells = <1>;
  39. #interrupt-cells = <2>;
  40. device_type = "soc";
  41. ranges = <0 e0000000 00100000>;
  42. reg = <e0000000 00000200>;
  43. bus-frequency = <0>; // from bootloader
  44. wdt@200 {
  45. device_type = "watchdog";
  46. compatible = "mpc83xx_wdt";
  47. reg = <200 100>;
  48. };
  49. i2c@3000 {
  50. device_type = "i2c";
  51. compatible = "fsl-i2c";
  52. reg = <3000 100>;
  53. interrupts = <e 8>;
  54. interrupt-parent = < &ipic >;
  55. dfsrr;
  56. };
  57. i2c@3100 {
  58. device_type = "i2c";
  59. compatible = "fsl-i2c";
  60. reg = <3100 100>;
  61. interrupts = <f 8>;
  62. interrupt-parent = < &ipic >;
  63. dfsrr;
  64. };
  65. spi@7000 {
  66. device_type = "spi";
  67. compatible = "mpc83xx_spi";
  68. reg = <7000 1000>;
  69. interrupts = <10 8>;
  70. interrupt-parent = < &ipic >;
  71. mode = <0>;
  72. };
  73. usb@22000 {
  74. device_type = "usb";
  75. compatible = "fsl-usb2-mph";
  76. reg = <22000 1000>;
  77. #address-cells = <1>;
  78. #size-cells = <0>;
  79. interrupt-parent = < &ipic >;
  80. interrupts = <27 8>;
  81. phy_type = "ulpi";
  82. port1;
  83. };
  84. usb@23000 {
  85. device_type = "usb";
  86. compatible = "fsl-usb2-dr";
  87. reg = <23000 1000>;
  88. #address-cells = <1>;
  89. #size-cells = <0>;
  90. interrupt-parent = < &ipic >;
  91. interrupts = <26 8>;
  92. dr_mode = "peripheral";
  93. phy_type = "ulpi";
  94. };
  95. mdio@24520 {
  96. device_type = "mdio";
  97. compatible = "gianfar";
  98. reg = <24520 20>;
  99. #address-cells = <1>;
  100. #size-cells = <0>;
  101. /* Vitesse 8201 */
  102. phy1c: ethernet-phy@1c {
  103. interrupt-parent = < &ipic >;
  104. interrupts = <12 8>;
  105. reg = <1c>;
  106. device_type = "ethernet-phy";
  107. };
  108. /* Vitesse 7385 */
  109. phy1f: ethernet-phy@1f {
  110. interrupt-parent = < &ipic >;
  111. interrupts = <12 8>;
  112. reg = <1f>;
  113. device_type = "ethernet-phy";
  114. };
  115. };
  116. ethernet@24000 {
  117. device_type = "network";
  118. model = "TSEC";
  119. compatible = "gianfar";
  120. reg = <24000 1000>;
  121. /*
  122. * address is deprecated and will be removed
  123. * in 2.6.25. Only recent versions of
  124. * U-Boot support local-mac-address, however.
  125. */
  126. address = [ 00 00 00 00 00 00 ];
  127. local-mac-address = [ 00 00 00 00 00 00 ];
  128. interrupts = <20 8 21 8 22 8>;
  129. interrupt-parent = < &ipic >;
  130. phy-handle = < &phy1c >;
  131. };
  132. ethernet@25000 {
  133. #address-cells = <1>;
  134. #size-cells = <0>;
  135. device_type = "network";
  136. model = "TSEC";
  137. compatible = "gianfar";
  138. reg = <25000 1000>;
  139. /*
  140. * address is deprecated and will be removed
  141. * in 2.6.25. Only recent versions of
  142. * U-Boot support local-mac-address, however.
  143. */
  144. address = [ 00 00 00 00 00 00 ];
  145. local-mac-address = [ 00 00 00 00 00 00 ];
  146. interrupts = <23 8 24 8 25 8>;
  147. interrupt-parent = < &ipic >;
  148. phy-handle = < &phy1f >;
  149. };
  150. serial@4500 {
  151. device_type = "serial";
  152. compatible = "ns16550";
  153. reg = <4500 100>;
  154. clock-frequency = <0>; // from bootloader
  155. interrupts = <9 8>;
  156. interrupt-parent = < &ipic >;
  157. };
  158. serial@4600 {
  159. device_type = "serial";
  160. compatible = "ns16550";
  161. reg = <4600 100>;
  162. clock-frequency = <0>; // from bootloader
  163. interrupts = <a 8>;
  164. interrupt-parent = < &ipic >;
  165. };
  166. pci@8500 {
  167. interrupt-map-mask = <f800 0 0 7>;
  168. interrupt-map = <
  169. /* IDSEL 0x10 - SATA */
  170. 8000 0 0 1 &ipic 16 8 /* SATA_INTA */
  171. >;
  172. interrupt-parent = < &ipic >;
  173. interrupts = <42 8>;
  174. bus-range = <0 0>;
  175. ranges = <42000000 0 80000000 80000000 0 10000000
  176. 02000000 0 90000000 90000000 0 10000000
  177. 01000000 0 00000000 e2000000 0 01000000>;
  178. clock-frequency = <3f940aa>;
  179. #interrupt-cells = <1>;
  180. #size-cells = <2>;
  181. #address-cells = <3>;
  182. reg = <8500 100>;
  183. compatible = "fsl,mpc8349-pci";
  184. device_type = "pci";
  185. };
  186. pci@8600 {
  187. interrupt-map-mask = <f800 0 0 7>;
  188. interrupt-map = <
  189. /* IDSEL 0x0E - MiniPCI Slot */
  190. 7000 0 0 1 &ipic 15 8 /* PCI_INTA */
  191. /* IDSEL 0x0F - PCI Slot */
  192. 7800 0 0 1 &ipic 14 8 /* PCI_INTA */
  193. 7800 0 0 2 &ipic 15 8 /* PCI_INTB */
  194. >;
  195. interrupt-parent = < &ipic >;
  196. interrupts = <43 8>;
  197. bus-range = <1 1>;
  198. ranges = <42000000 0 a0000000 a0000000 0 10000000
  199. 02000000 0 b0000000 b0000000 0 10000000
  200. 01000000 0 00000000 e3000000 0 01000000>;
  201. clock-frequency = <3f940aa>;
  202. #interrupt-cells = <1>;
  203. #size-cells = <2>;
  204. #address-cells = <3>;
  205. reg = <8600 100>;
  206. compatible = "fsl,mpc8349-pci";
  207. device_type = "pci";
  208. };
  209. crypto@30000 {
  210. device_type = "crypto";
  211. model = "SEC2";
  212. compatible = "talitos";
  213. reg = <30000 10000>;
  214. interrupts = <b 8>;
  215. interrupt-parent = < &ipic >;
  216. num-channels = <4>;
  217. channel-fifo-len = <18>;
  218. exec-units-mask = <0000007e>;
  219. descriptor-types-mask = <01010ebf>;
  220. };
  221. ipic: pic@700 {
  222. interrupt-controller;
  223. #address-cells = <0>;
  224. #interrupt-cells = <2>;
  225. reg = <700 100>;
  226. built-in;
  227. device_type = "ipic";
  228. };
  229. };
  230. };