kuroboxHG.dts 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142
  1. /*
  2. * Device Tree Souce for Buffalo KuroboxHG
  3. *
  4. * Choose CONFIG_LINKSTATION to build a kernel for KuroboxHG, or use
  5. * the default configuration linkstation_defconfig.
  6. *
  7. * Based on sandpoint.dts
  8. *
  9. * 2006 (c) G. Liakhovetski <g.liakhovetski@gmx.de>
  10. *
  11. * This file is licensed under
  12. * the terms of the GNU General Public License version 2. This program
  13. * is licensed "as is" without any warranty of any kind, whether express
  14. * or implied.
  15. XXXX add flash parts, rtc, ??
  16. build with: "dtc -f -I dts -O dtb -o kuroboxHG.dtb -V 16 kuroboxHG.dts"
  17. */
  18. / {
  19. model = "KuroboxHG";
  20. compatible = "linkstation";
  21. #address-cells = <1>;
  22. #size-cells = <1>;
  23. cpus {
  24. #address-cells = <1>;
  25. #size-cells = <0>;
  26. PowerPC,603e { /* Really 8241 */
  27. device_type = "cpu";
  28. reg = <0>;
  29. clock-frequency = <fdad680>; /* Fixed by bootloader */
  30. timebase-frequency = <1F04000>; /* Fixed by bootloader */
  31. bus-frequency = <0>; /* Fixed by bootloader */
  32. /* Following required by dtc but not used */
  33. i-cache-size = <4000>;
  34. d-cache-size = <4000>;
  35. };
  36. };
  37. memory {
  38. device_type = "memory";
  39. reg = <00000000 08000000>;
  40. };
  41. soc10x { /* AFAICT need to make soc for 8245's uarts to be defined */
  42. #address-cells = <1>;
  43. #size-cells = <1>;
  44. #interrupt-cells = <2>;
  45. device_type = "soc";
  46. compatible = "mpc10x";
  47. store-gathering = <0>; /* 0 == off, !0 == on */
  48. reg = <80000000 00100000>;
  49. ranges = <80000000 80000000 70000000 /* pci mem space */
  50. fc000000 fc000000 00100000 /* EUMB */
  51. fe000000 fe000000 00c00000 /* pci i/o space */
  52. fec00000 fec00000 00300000 /* pci cfg regs */
  53. fef00000 fef00000 00100000>; /* pci iack */
  54. i2c@80003000 {
  55. #address-cells = <1>;
  56. #size-cells = <0>;
  57. device_type = "i2c";
  58. compatible = "fsl-i2c";
  59. reg = <80003000 1000>;
  60. interrupts = <5 2>;
  61. interrupt-parent = <&mpic>;
  62. rtc@32 {
  63. device_type = "rtc";
  64. compatible = "ricoh,rs5c372b";
  65. reg = <32>;
  66. };
  67. };
  68. serial@80004500 {
  69. device_type = "serial";
  70. compatible = "ns16550";
  71. reg = <80004500 8>;
  72. clock-frequency = <7c044a8>;
  73. current-speed = <2580>;
  74. interrupts = <9 2>;
  75. interrupt-parent = <&mpic>;
  76. };
  77. serial@80004600 {
  78. device_type = "serial";
  79. compatible = "ns16550";
  80. reg = <80004600 8>;
  81. clock-frequency = <7c044a8>;
  82. current-speed = <e100>;
  83. interrupts = <a 0>;
  84. interrupt-parent = <&mpic>;
  85. };
  86. mpic: interrupt-controller@80040000 {
  87. #interrupt-cells = <2>;
  88. #address-cells = <0>;
  89. device_type = "open-pic";
  90. compatible = "chrp,open-pic";
  91. interrupt-controller;
  92. reg = <80040000 40000>;
  93. built-in;
  94. };
  95. pci@fec00000 {
  96. #address-cells = <3>;
  97. #size-cells = <2>;
  98. #interrupt-cells = <1>;
  99. device_type = "pci";
  100. compatible = "mpc10x-pci";
  101. reg = <fec00000 400000>;
  102. ranges = <01000000 0 0 fe000000 0 00c00000
  103. 02000000 0 80000000 80000000 0 70000000>;
  104. bus-range = <0 ff>;
  105. clock-frequency = <7f28155>;
  106. interrupt-parent = <&mpic>;
  107. interrupt-map-mask = <f800 0 0 7>;
  108. interrupt-map = <
  109. /* IDSEL 11 - IRQ0 ETH */
  110. 5800 0 0 1 &mpic 0 1
  111. 5800 0 0 2 &mpic 1 1
  112. 5800 0 0 3 &mpic 2 1
  113. 5800 0 0 4 &mpic 3 1
  114. /* IDSEL 12 - IRQ1 IDE0 */
  115. 6000 0 0 1 &mpic 1 1
  116. 6000 0 0 2 &mpic 2 1
  117. 6000 0 0 3 &mpic 3 1
  118. 6000 0 0 4 &mpic 0 1
  119. /* IDSEL 14 - IRQ3 USB2.0 */
  120. 7000 0 0 1 &mpic 3 1
  121. 7000 0 0 2 &mpic 3 1
  122. 7000 0 0 3 &mpic 3 1
  123. 7000 0 0 4 &mpic 3 1
  124. >;
  125. };
  126. };
  127. };