bamboo.dts 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302
  1. /*
  2. * Device Tree Source for AMCC Bamboo
  3. *
  4. * Copyright (c) 2006, 2007 IBM Corp.
  5. * Josh Boyer <jwboyer@linux.vnet.ibm.com>
  6. *
  7. * FIXME: Draft only!
  8. *
  9. * This file is licensed under the terms of the GNU General Public
  10. * License version 2. This program is licensed "as is" without
  11. * any warranty of any kind, whether express or implied.
  12. */
  13. / {
  14. #address-cells = <2>;
  15. #size-cells = <1>;
  16. model = "amcc,bamboo";
  17. compatible = "amcc,bamboo";
  18. dcr-parent = <&/cpus/cpu@0>;
  19. aliases {
  20. ethernet0 = &EMAC0;
  21. ethernet1 = &EMAC1;
  22. serial0 = &UART0;
  23. serial1 = &UART1;
  24. serial2 = &UART2;
  25. serial3 = &UART3;
  26. };
  27. cpus {
  28. #address-cells = <1>;
  29. #size-cells = <0>;
  30. cpu@0 {
  31. device_type = "cpu";
  32. model = "PowerPC,440EP";
  33. reg = <0>;
  34. clock-frequency = <0>; /* Filled in by zImage */
  35. timebase-frequency = <0>; /* Filled in by zImage */
  36. i-cache-line-size = <20>;
  37. d-cache-line-size = <20>;
  38. i-cache-size = <8000>;
  39. d-cache-size = <8000>;
  40. dcr-controller;
  41. dcr-access-method = "native";
  42. };
  43. };
  44. memory {
  45. device_type = "memory";
  46. reg = <0 0 0>; /* Filled in by zImage */
  47. };
  48. UIC0: interrupt-controller0 {
  49. compatible = "ibm,uic-440ep","ibm,uic";
  50. interrupt-controller;
  51. cell-index = <0>;
  52. dcr-reg = <0c0 009>;
  53. #address-cells = <0>;
  54. #size-cells = <0>;
  55. #interrupt-cells = <2>;
  56. };
  57. UIC1: interrupt-controller1 {
  58. compatible = "ibm,uic-440ep","ibm,uic";
  59. interrupt-controller;
  60. cell-index = <1>;
  61. dcr-reg = <0d0 009>;
  62. #address-cells = <0>;
  63. #size-cells = <0>;
  64. #interrupt-cells = <2>;
  65. interrupts = <1e 4 1f 4>; /* cascade */
  66. interrupt-parent = <&UIC0>;
  67. };
  68. SDR0: sdr {
  69. compatible = "ibm,sdr-440ep";
  70. dcr-reg = <00e 002>;
  71. };
  72. CPR0: cpr {
  73. compatible = "ibm,cpr-440ep";
  74. dcr-reg = <00c 002>;
  75. };
  76. plb {
  77. compatible = "ibm,plb-440ep", "ibm,plb-440gp", "ibm,plb4";
  78. #address-cells = <2>;
  79. #size-cells = <1>;
  80. ranges;
  81. clock-frequency = <0>; /* Filled in by zImage */
  82. SDRAM0: sdram {
  83. compatible = "ibm,sdram-440ep", "ibm,sdram-405gp";
  84. dcr-reg = <010 2>;
  85. };
  86. DMA0: dma {
  87. compatible = "ibm,dma-440ep", "ibm,dma-440gp";
  88. dcr-reg = <100 027>;
  89. };
  90. MAL0: mcmal {
  91. compatible = "ibm,mcmal-440ep", "ibm,mcmal-440gp", "ibm,mcmal";
  92. dcr-reg = <180 62>;
  93. num-tx-chans = <4>;
  94. num-rx-chans = <2>;
  95. interrupt-parent = <&MAL0>;
  96. interrupts = <0 1 2 3 4>;
  97. #interrupt-cells = <1>;
  98. #address-cells = <0>;
  99. #size-cells = <0>;
  100. interrupt-map = </*TXEOB*/ 0 &UIC0 a 4
  101. /*RXEOB*/ 1 &UIC0 b 4
  102. /*SERR*/ 2 &UIC1 0 4
  103. /*TXDE*/ 3 &UIC1 1 4
  104. /*RXDE*/ 4 &UIC1 2 4>;
  105. };
  106. POB0: opb {
  107. compatible = "ibm,opb-440ep", "ibm,opb-440gp", "ibm,opb";
  108. #address-cells = <1>;
  109. #size-cells = <1>;
  110. /* Bamboo is oddball in the 44x world and doesn't use the ERPN
  111. * bits.
  112. */
  113. ranges = <00000000 0 00000000 80000000
  114. 80000000 0 80000000 80000000>;
  115. interrupt-parent = <&UIC1>;
  116. interrupts = <7 4>;
  117. clock-frequency = <0>; /* Filled in by zImage */
  118. EBC0: ebc {
  119. compatible = "ibm,ebc-440ep", "ibm,ebc-440gp", "ibm,ebc";
  120. dcr-reg = <012 2>;
  121. #address-cells = <2>;
  122. #size-cells = <1>;
  123. clock-frequency = <0>; /* Filled in by zImage */
  124. interrupts = <5 1>;
  125. interrupt-parent = <&UIC1>;
  126. };
  127. UART0: serial@ef600300 {
  128. device_type = "serial";
  129. compatible = "ns16550";
  130. reg = <ef600300 8>;
  131. virtual-reg = <ef600300>;
  132. clock-frequency = <0>; /* Filled in by zImage */
  133. current-speed = <1c200>;
  134. interrupt-parent = <&UIC0>;
  135. interrupts = <0 4>;
  136. };
  137. UART1: serial@ef600400 {
  138. device_type = "serial";
  139. compatible = "ns16550";
  140. reg = <ef600400 8>;
  141. virtual-reg = <ef600400>;
  142. clock-frequency = <0>;
  143. current-speed = <0>;
  144. interrupt-parent = <&UIC0>;
  145. interrupts = <1 4>;
  146. };
  147. UART2: serial@ef600500 {
  148. device_type = "serial";
  149. compatible = "ns16550";
  150. reg = <ef600500 8>;
  151. virtual-reg = <ef600500>;
  152. clock-frequency = <0>;
  153. current-speed = <0>;
  154. interrupt-parent = <&UIC0>;
  155. interrupts = <3 4>;
  156. };
  157. UART3: serial@ef600600 {
  158. device_type = "serial";
  159. compatible = "ns16550";
  160. reg = <ef600600 8>;
  161. virtual-reg = <ef600600>;
  162. clock-frequency = <0>;
  163. current-speed = <0>;
  164. interrupt-parent = <&UIC0>;
  165. interrupts = <4 4>;
  166. };
  167. IIC0: i2c@ef600700 {
  168. device_type = "i2c";
  169. compatible = "ibm,iic-440ep", "ibm,iic-440gp", "ibm,iic";
  170. reg = <ef600700 14>;
  171. interrupt-parent = <&UIC0>;
  172. interrupts = <2 4>;
  173. };
  174. IIC1: i2c@ef600800 {
  175. device_type = "i2c";
  176. compatible = "ibm,iic-440ep", "ibm,iic-440gp", "ibm,iic";
  177. reg = <ef600800 14>;
  178. interrupt-parent = <&UIC0>;
  179. interrupts = <7 4>;
  180. };
  181. ZMII0: emac-zmii@ef600d00 {
  182. device_type = "zmii-interface";
  183. compatible = "ibm,zmii-440ep", "ibm,zmii-440gp", "ibm,zmii";
  184. reg = <ef600d00 c>;
  185. };
  186. EMAC0: ethernet@ef600e00 {
  187. linux,network-index = <0>;
  188. device_type = "network";
  189. compatible = "ibm,emac-440ep", "ibm,emac-440gp", "ibm,emac";
  190. interrupt-parent = <&UIC1>;
  191. interrupts = <1c 4 1d 4>;
  192. reg = <ef600e00 70>;
  193. local-mac-address = [000000000000];
  194. mal-device = <&MAL0>;
  195. mal-tx-channel = <0 1>;
  196. mal-rx-channel = <0>;
  197. cell-index = <0>;
  198. max-frame-size = <5dc>;
  199. rx-fifo-size = <1000>;
  200. tx-fifo-size = <800>;
  201. phy-mode = "rmii";
  202. phy-map = <00000000>;
  203. zmii-device = <&ZMII0>;
  204. zmii-channel = <0>;
  205. };
  206. EMAC1: ethernet@ef600f00 {
  207. linux,network-index = <1>;
  208. device_type = "network";
  209. compatible = "ibm,emac-440ep", "ibm,emac-440gp", "ibm,emac";
  210. interrupt-parent = <&UIC1>;
  211. interrupts = <1e 4 1f 4>;
  212. reg = <ef600f00 70>;
  213. local-mac-address = [000000000000];
  214. mal-device = <&MAL0>;
  215. mal-tx-channel = <2 3>;
  216. mal-rx-channel = <1>;
  217. cell-index = <1>;
  218. max-frame-size = <5dc>;
  219. rx-fifo-size = <1000>;
  220. tx-fifo-size = <800>;
  221. phy-mode = "rmii";
  222. phy-map = <00000000>;
  223. zmii-device = <&ZMII0>;
  224. zmii-channel = <1>;
  225. };
  226. usb@ef601000 {
  227. compatible = "ohci-be";
  228. reg = <ef601000 80>;
  229. interrupts = <8 1 9 1>;
  230. interrupt-parent = < &UIC1 >;
  231. };
  232. };
  233. PCI0: pci@ec000000 {
  234. device_type = "pci";
  235. #interrupt-cells = <1>;
  236. #size-cells = <2>;
  237. #address-cells = <3>;
  238. compatible = "ibm,plb440ep-pci", "ibm,plb-pci";
  239. primary;
  240. reg = <0 eec00000 8 /* Config space access */
  241. 0 eed00000 4 /* IACK */
  242. 0 eed00000 4 /* Special cycle */
  243. 0 ef400000 40>; /* Internal registers */
  244. /* Outbound ranges, one memory and one IO,
  245. * later cannot be changed. Chip supports a second
  246. * IO range but we don't use it for now
  247. */
  248. ranges = <02000000 0 a0000000 0 a0000000 0 20000000
  249. 01000000 0 00000000 0 e8000000 0 00010000>;
  250. /* Inbound 2GB range starting at 0 */
  251. dma-ranges = <42000000 0 0 0 0 0 80000000>;
  252. /* Bamboo has all 4 IRQ pins tied together per slot */
  253. interrupt-map-mask = <f800 0 0 0>;
  254. interrupt-map = <
  255. /* IDSEL 1 */
  256. 0800 0 0 0 &UIC0 1c 8
  257. /* IDSEL 2 */
  258. 1000 0 0 0 &UIC0 1b 8
  259. /* IDSEL 3 */
  260. 1800 0 0 0 &UIC0 1a 8
  261. /* IDSEL 4 */
  262. 2000 0 0 0 &UIC0 19 8
  263. >;
  264. };
  265. };
  266. chosen {
  267. linux,stdout-path = "/plb/opb/serial@ef600300";
  268. };
  269. };