omap_hwmod.c 94 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403
  1. /*
  2. * omap_hwmod implementation for OMAP2/3/4
  3. *
  4. * Copyright (C) 2009-2011 Nokia Corporation
  5. * Copyright (C) 2011-2012 Texas Instruments, Inc.
  6. *
  7. * Paul Walmsley, Benoît Cousson, Kevin Hilman
  8. *
  9. * Created in collaboration with (alphabetical order): Thara Gopinath,
  10. * Tony Lindgren, Rajendra Nayak, Vikram Pandita, Sakari Poussa, Anand
  11. * Sawant, Santosh Shilimkar, Richard Woodruff
  12. *
  13. * This program is free software; you can redistribute it and/or modify
  14. * it under the terms of the GNU General Public License version 2 as
  15. * published by the Free Software Foundation.
  16. *
  17. * Introduction
  18. * ------------
  19. * One way to view an OMAP SoC is as a collection of largely unrelated
  20. * IP blocks connected by interconnects. The IP blocks include
  21. * devices such as ARM processors, audio serial interfaces, UARTs,
  22. * etc. Some of these devices, like the DSP, are created by TI;
  23. * others, like the SGX, largely originate from external vendors. In
  24. * TI's documentation, on-chip devices are referred to as "OMAP
  25. * modules." Some of these IP blocks are identical across several
  26. * OMAP versions. Others are revised frequently.
  27. *
  28. * These OMAP modules are tied together by various interconnects.
  29. * Most of the address and data flow between modules is via OCP-based
  30. * interconnects such as the L3 and L4 buses; but there are other
  31. * interconnects that distribute the hardware clock tree, handle idle
  32. * and reset signaling, supply power, and connect the modules to
  33. * various pads or balls on the OMAP package.
  34. *
  35. * OMAP hwmod provides a consistent way to describe the on-chip
  36. * hardware blocks and their integration into the rest of the chip.
  37. * This description can be automatically generated from the TI
  38. * hardware database. OMAP hwmod provides a standard, consistent API
  39. * to reset, enable, idle, and disable these hardware blocks. And
  40. * hwmod provides a way for other core code, such as the Linux device
  41. * code or the OMAP power management and address space mapping code,
  42. * to query the hardware database.
  43. *
  44. * Using hwmod
  45. * -----------
  46. * Drivers won't call hwmod functions directly. That is done by the
  47. * omap_device code, and in rare occasions, by custom integration code
  48. * in arch/arm/ *omap*. The omap_device code includes functions to
  49. * build a struct platform_device using omap_hwmod data, and that is
  50. * currently how hwmod data is communicated to drivers and to the
  51. * Linux driver model. Most drivers will call omap_hwmod functions only
  52. * indirectly, via pm_runtime*() functions.
  53. *
  54. * From a layering perspective, here is where the OMAP hwmod code
  55. * fits into the kernel software stack:
  56. *
  57. * +-------------------------------+
  58. * | Device driver code |
  59. * | (e.g., drivers/) |
  60. * +-------------------------------+
  61. * | Linux driver model |
  62. * | (platform_device / |
  63. * | platform_driver data/code) |
  64. * +-------------------------------+
  65. * | OMAP core-driver integration |
  66. * |(arch/arm/mach-omap2/devices.c)|
  67. * +-------------------------------+
  68. * | omap_device code |
  69. * | (../plat-omap/omap_device.c) |
  70. * +-------------------------------+
  71. * ----> | omap_hwmod code/data | <-----
  72. * | (../mach-omap2/omap_hwmod*) |
  73. * +-------------------------------+
  74. * | OMAP clock/PRCM/register fns |
  75. * | (__raw_{read,write}l, clk*) |
  76. * +-------------------------------+
  77. *
  78. * Device drivers should not contain any OMAP-specific code or data in
  79. * them. They should only contain code to operate the IP block that
  80. * the driver is responsible for. This is because these IP blocks can
  81. * also appear in other SoCs, either from TI (such as DaVinci) or from
  82. * other manufacturers; and drivers should be reusable across other
  83. * platforms.
  84. *
  85. * The OMAP hwmod code also will attempt to reset and idle all on-chip
  86. * devices upon boot. The goal here is for the kernel to be
  87. * completely self-reliant and independent from bootloaders. This is
  88. * to ensure a repeatable configuration, both to ensure consistent
  89. * runtime behavior, and to make it easier for others to reproduce
  90. * bugs.
  91. *
  92. * OMAP module activity states
  93. * ---------------------------
  94. * The hwmod code considers modules to be in one of several activity
  95. * states. IP blocks start out in an UNKNOWN state, then once they
  96. * are registered via the hwmod code, proceed to the REGISTERED state.
  97. * Once their clock names are resolved to clock pointers, the module
  98. * enters the CLKS_INITED state; and finally, once the module has been
  99. * reset and the integration registers programmed, the INITIALIZED state
  100. * is entered. The hwmod code will then place the module into either
  101. * the IDLE state to save power, or in the case of a critical system
  102. * module, the ENABLED state.
  103. *
  104. * OMAP core integration code can then call omap_hwmod*() functions
  105. * directly to move the module between the IDLE, ENABLED, and DISABLED
  106. * states, as needed. This is done during both the PM idle loop, and
  107. * in the OMAP core integration code's implementation of the PM runtime
  108. * functions.
  109. *
  110. * References
  111. * ----------
  112. * This is a partial list.
  113. * - OMAP2420 Multimedia Processor Silicon Revision 2.1.1, 2.2 (SWPU064)
  114. * - OMAP2430 Multimedia Device POP Silicon Revision 2.1 (SWPU090)
  115. * - OMAP34xx Multimedia Device Silicon Revision 3.1 (SWPU108)
  116. * - OMAP4430 Multimedia Device Silicon Revision 1.0 (SWPU140)
  117. * - Open Core Protocol Specification 2.2
  118. *
  119. * To do:
  120. * - handle IO mapping
  121. * - bus throughput & module latency measurement code
  122. *
  123. * XXX add tests at the beginning of each function to ensure the hwmod is
  124. * in the appropriate state
  125. * XXX error return values should be checked to ensure that they are
  126. * appropriate
  127. */
  128. #undef DEBUG
  129. #include <linux/kernel.h>
  130. #include <linux/errno.h>
  131. #include <linux/io.h>
  132. #include <linux/clk.h>
  133. #include <linux/delay.h>
  134. #include <linux/err.h>
  135. #include <linux/list.h>
  136. #include <linux/mutex.h>
  137. #include <linux/spinlock.h>
  138. #include <linux/slab.h>
  139. #include <linux/bootmem.h>
  140. #include "common.h"
  141. #include <plat/cpu.h>
  142. #include "clockdomain.h"
  143. #include "powerdomain.h"
  144. #include <plat/clock.h>
  145. #include <plat/omap_hwmod.h>
  146. #include <plat/prcm.h>
  147. #include "cm2xxx_3xxx.h"
  148. #include "cminst44xx.h"
  149. #include "prm2xxx_3xxx.h"
  150. #include "prm44xx.h"
  151. #include "prminst44xx.h"
  152. #include "mux.h"
  153. /* Maximum microseconds to wait for OMAP module to softreset */
  154. #define MAX_MODULE_SOFTRESET_WAIT 10000
  155. /* Name of the OMAP hwmod for the MPU */
  156. #define MPU_INITIATOR_NAME "mpu"
  157. /*
  158. * Number of struct omap_hwmod_link records per struct
  159. * omap_hwmod_ocp_if record (master->slave and slave->master)
  160. */
  161. #define LINKS_PER_OCP_IF 2
  162. /* omap_hwmod_list contains all registered struct omap_hwmods */
  163. static LIST_HEAD(omap_hwmod_list);
  164. /* mpu_oh: used to add/remove MPU initiator from sleepdep list */
  165. static struct omap_hwmod *mpu_oh;
  166. /*
  167. * linkspace: ptr to a buffer that struct omap_hwmod_link records are
  168. * allocated from - used to reduce the number of small memory
  169. * allocations, which has a significant impact on performance
  170. */
  171. static struct omap_hwmod_link *linkspace;
  172. /*
  173. * free_ls, max_ls: array indexes into linkspace; representing the
  174. * next free struct omap_hwmod_link index, and the maximum number of
  175. * struct omap_hwmod_link records allocated (respectively)
  176. */
  177. static unsigned short free_ls, max_ls, ls_supp;
  178. /* Private functions */
  179. /**
  180. * _fetch_next_ocp_if - return the next OCP interface in a list
  181. * @p: ptr to a ptr to the list_head inside the ocp_if to return
  182. * @i: pointer to the index of the element pointed to by @p in the list
  183. *
  184. * Return a pointer to the struct omap_hwmod_ocp_if record
  185. * containing the struct list_head pointed to by @p, and increment
  186. * @p such that a future call to this routine will return the next
  187. * record.
  188. */
  189. static struct omap_hwmod_ocp_if *_fetch_next_ocp_if(struct list_head **p,
  190. int *i)
  191. {
  192. struct omap_hwmod_ocp_if *oi;
  193. oi = list_entry(*p, struct omap_hwmod_link, node)->ocp_if;
  194. *p = (*p)->next;
  195. *i = *i + 1;
  196. return oi;
  197. }
  198. /**
  199. * _update_sysc_cache - return the module OCP_SYSCONFIG register, keep copy
  200. * @oh: struct omap_hwmod *
  201. *
  202. * Load the current value of the hwmod OCP_SYSCONFIG register into the
  203. * struct omap_hwmod for later use. Returns -EINVAL if the hwmod has no
  204. * OCP_SYSCONFIG register or 0 upon success.
  205. */
  206. static int _update_sysc_cache(struct omap_hwmod *oh)
  207. {
  208. if (!oh->class->sysc) {
  209. WARN(1, "omap_hwmod: %s: cannot read OCP_SYSCONFIG: not defined on hwmod's class\n", oh->name);
  210. return -EINVAL;
  211. }
  212. /* XXX ensure module interface clock is up */
  213. oh->_sysc_cache = omap_hwmod_read(oh, oh->class->sysc->sysc_offs);
  214. if (!(oh->class->sysc->sysc_flags & SYSC_NO_CACHE))
  215. oh->_int_flags |= _HWMOD_SYSCONFIG_LOADED;
  216. return 0;
  217. }
  218. /**
  219. * _write_sysconfig - write a value to the module's OCP_SYSCONFIG register
  220. * @v: OCP_SYSCONFIG value to write
  221. * @oh: struct omap_hwmod *
  222. *
  223. * Write @v into the module class' OCP_SYSCONFIG register, if it has
  224. * one. No return value.
  225. */
  226. static void _write_sysconfig(u32 v, struct omap_hwmod *oh)
  227. {
  228. if (!oh->class->sysc) {
  229. WARN(1, "omap_hwmod: %s: cannot write OCP_SYSCONFIG: not defined on hwmod's class\n", oh->name);
  230. return;
  231. }
  232. /* XXX ensure module interface clock is up */
  233. /* Module might have lost context, always update cache and register */
  234. oh->_sysc_cache = v;
  235. omap_hwmod_write(v, oh, oh->class->sysc->sysc_offs);
  236. }
  237. /**
  238. * _set_master_standbymode: set the OCP_SYSCONFIG MIDLEMODE field in @v
  239. * @oh: struct omap_hwmod *
  240. * @standbymode: MIDLEMODE field bits
  241. * @v: pointer to register contents to modify
  242. *
  243. * Update the master standby mode bits in @v to be @standbymode for
  244. * the @oh hwmod. Does not write to the hardware. Returns -EINVAL
  245. * upon error or 0 upon success.
  246. */
  247. static int _set_master_standbymode(struct omap_hwmod *oh, u8 standbymode,
  248. u32 *v)
  249. {
  250. u32 mstandby_mask;
  251. u8 mstandby_shift;
  252. if (!oh->class->sysc ||
  253. !(oh->class->sysc->sysc_flags & SYSC_HAS_MIDLEMODE))
  254. return -EINVAL;
  255. if (!oh->class->sysc->sysc_fields) {
  256. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  257. return -EINVAL;
  258. }
  259. mstandby_shift = oh->class->sysc->sysc_fields->midle_shift;
  260. mstandby_mask = (0x3 << mstandby_shift);
  261. *v &= ~mstandby_mask;
  262. *v |= __ffs(standbymode) << mstandby_shift;
  263. return 0;
  264. }
  265. /**
  266. * _set_slave_idlemode: set the OCP_SYSCONFIG SIDLEMODE field in @v
  267. * @oh: struct omap_hwmod *
  268. * @idlemode: SIDLEMODE field bits
  269. * @v: pointer to register contents to modify
  270. *
  271. * Update the slave idle mode bits in @v to be @idlemode for the @oh
  272. * hwmod. Does not write to the hardware. Returns -EINVAL upon error
  273. * or 0 upon success.
  274. */
  275. static int _set_slave_idlemode(struct omap_hwmod *oh, u8 idlemode, u32 *v)
  276. {
  277. u32 sidle_mask;
  278. u8 sidle_shift;
  279. if (!oh->class->sysc ||
  280. !(oh->class->sysc->sysc_flags & SYSC_HAS_SIDLEMODE))
  281. return -EINVAL;
  282. if (!oh->class->sysc->sysc_fields) {
  283. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  284. return -EINVAL;
  285. }
  286. sidle_shift = oh->class->sysc->sysc_fields->sidle_shift;
  287. sidle_mask = (0x3 << sidle_shift);
  288. *v &= ~sidle_mask;
  289. *v |= __ffs(idlemode) << sidle_shift;
  290. return 0;
  291. }
  292. /**
  293. * _set_clockactivity: set OCP_SYSCONFIG.CLOCKACTIVITY bits in @v
  294. * @oh: struct omap_hwmod *
  295. * @clockact: CLOCKACTIVITY field bits
  296. * @v: pointer to register contents to modify
  297. *
  298. * Update the clockactivity mode bits in @v to be @clockact for the
  299. * @oh hwmod. Used for additional powersaving on some modules. Does
  300. * not write to the hardware. Returns -EINVAL upon error or 0 upon
  301. * success.
  302. */
  303. static int _set_clockactivity(struct omap_hwmod *oh, u8 clockact, u32 *v)
  304. {
  305. u32 clkact_mask;
  306. u8 clkact_shift;
  307. if (!oh->class->sysc ||
  308. !(oh->class->sysc->sysc_flags & SYSC_HAS_CLOCKACTIVITY))
  309. return -EINVAL;
  310. if (!oh->class->sysc->sysc_fields) {
  311. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  312. return -EINVAL;
  313. }
  314. clkact_shift = oh->class->sysc->sysc_fields->clkact_shift;
  315. clkact_mask = (0x3 << clkact_shift);
  316. *v &= ~clkact_mask;
  317. *v |= clockact << clkact_shift;
  318. return 0;
  319. }
  320. /**
  321. * _set_softreset: set OCP_SYSCONFIG.CLOCKACTIVITY bits in @v
  322. * @oh: struct omap_hwmod *
  323. * @v: pointer to register contents to modify
  324. *
  325. * Set the SOFTRESET bit in @v for hwmod @oh. Returns -EINVAL upon
  326. * error or 0 upon success.
  327. */
  328. static int _set_softreset(struct omap_hwmod *oh, u32 *v)
  329. {
  330. u32 softrst_mask;
  331. if (!oh->class->sysc ||
  332. !(oh->class->sysc->sysc_flags & SYSC_HAS_SOFTRESET))
  333. return -EINVAL;
  334. if (!oh->class->sysc->sysc_fields) {
  335. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  336. return -EINVAL;
  337. }
  338. softrst_mask = (0x1 << oh->class->sysc->sysc_fields->srst_shift);
  339. *v |= softrst_mask;
  340. return 0;
  341. }
  342. /**
  343. * _set_module_autoidle: set the OCP_SYSCONFIG AUTOIDLE field in @v
  344. * @oh: struct omap_hwmod *
  345. * @autoidle: desired AUTOIDLE bitfield value (0 or 1)
  346. * @v: pointer to register contents to modify
  347. *
  348. * Update the module autoidle bit in @v to be @autoidle for the @oh
  349. * hwmod. The autoidle bit controls whether the module can gate
  350. * internal clocks automatically when it isn't doing anything; the
  351. * exact function of this bit varies on a per-module basis. This
  352. * function does not write to the hardware. Returns -EINVAL upon
  353. * error or 0 upon success.
  354. */
  355. static int _set_module_autoidle(struct omap_hwmod *oh, u8 autoidle,
  356. u32 *v)
  357. {
  358. u32 autoidle_mask;
  359. u8 autoidle_shift;
  360. if (!oh->class->sysc ||
  361. !(oh->class->sysc->sysc_flags & SYSC_HAS_AUTOIDLE))
  362. return -EINVAL;
  363. if (!oh->class->sysc->sysc_fields) {
  364. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  365. return -EINVAL;
  366. }
  367. autoidle_shift = oh->class->sysc->sysc_fields->autoidle_shift;
  368. autoidle_mask = (0x1 << autoidle_shift);
  369. *v &= ~autoidle_mask;
  370. *v |= autoidle << autoidle_shift;
  371. return 0;
  372. }
  373. /**
  374. * _set_idle_ioring_wakeup - enable/disable IO pad wakeup on hwmod idle for mux
  375. * @oh: struct omap_hwmod *
  376. * @set_wake: bool value indicating to set (true) or clear (false) wakeup enable
  377. *
  378. * Set or clear the I/O pad wakeup flag in the mux entries for the
  379. * hwmod @oh. This function changes the @oh->mux->pads_dynamic array
  380. * in memory. If the hwmod is currently idled, and the new idle
  381. * values don't match the previous ones, this function will also
  382. * update the SCM PADCTRL registers. Otherwise, if the hwmod is not
  383. * currently idled, this function won't touch the hardware: the new
  384. * mux settings are written to the SCM PADCTRL registers when the
  385. * hwmod is idled. No return value.
  386. */
  387. static void _set_idle_ioring_wakeup(struct omap_hwmod *oh, bool set_wake)
  388. {
  389. struct omap_device_pad *pad;
  390. bool change = false;
  391. u16 prev_idle;
  392. int j;
  393. if (!oh->mux || !oh->mux->enabled)
  394. return;
  395. for (j = 0; j < oh->mux->nr_pads_dynamic; j++) {
  396. pad = oh->mux->pads_dynamic[j];
  397. if (!(pad->flags & OMAP_DEVICE_PAD_WAKEUP))
  398. continue;
  399. prev_idle = pad->idle;
  400. if (set_wake)
  401. pad->idle |= OMAP_WAKEUP_EN;
  402. else
  403. pad->idle &= ~OMAP_WAKEUP_EN;
  404. if (prev_idle != pad->idle)
  405. change = true;
  406. }
  407. if (change && oh->_state == _HWMOD_STATE_IDLE)
  408. omap_hwmod_mux(oh->mux, _HWMOD_STATE_IDLE);
  409. }
  410. /**
  411. * _enable_wakeup: set OCP_SYSCONFIG.ENAWAKEUP bit in the hardware
  412. * @oh: struct omap_hwmod *
  413. *
  414. * Allow the hardware module @oh to send wakeups. Returns -EINVAL
  415. * upon error or 0 upon success.
  416. */
  417. static int _enable_wakeup(struct omap_hwmod *oh, u32 *v)
  418. {
  419. if (!oh->class->sysc ||
  420. !((oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP) ||
  421. (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP) ||
  422. (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)))
  423. return -EINVAL;
  424. if (!oh->class->sysc->sysc_fields) {
  425. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  426. return -EINVAL;
  427. }
  428. if (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)
  429. *v |= 0x1 << oh->class->sysc->sysc_fields->enwkup_shift;
  430. if (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP)
  431. _set_slave_idlemode(oh, HWMOD_IDLEMODE_SMART_WKUP, v);
  432. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  433. _set_master_standbymode(oh, HWMOD_IDLEMODE_SMART_WKUP, v);
  434. /* XXX test pwrdm_get_wken for this hwmod's subsystem */
  435. oh->_int_flags |= _HWMOD_WAKEUP_ENABLED;
  436. return 0;
  437. }
  438. /**
  439. * _disable_wakeup: clear OCP_SYSCONFIG.ENAWAKEUP bit in the hardware
  440. * @oh: struct omap_hwmod *
  441. *
  442. * Prevent the hardware module @oh to send wakeups. Returns -EINVAL
  443. * upon error or 0 upon success.
  444. */
  445. static int _disable_wakeup(struct omap_hwmod *oh, u32 *v)
  446. {
  447. if (!oh->class->sysc ||
  448. !((oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP) ||
  449. (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP) ||
  450. (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)))
  451. return -EINVAL;
  452. if (!oh->class->sysc->sysc_fields) {
  453. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  454. return -EINVAL;
  455. }
  456. if (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)
  457. *v &= ~(0x1 << oh->class->sysc->sysc_fields->enwkup_shift);
  458. if (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP)
  459. _set_slave_idlemode(oh, HWMOD_IDLEMODE_SMART, v);
  460. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  461. _set_master_standbymode(oh, HWMOD_IDLEMODE_SMART, v);
  462. /* XXX test pwrdm_get_wken for this hwmod's subsystem */
  463. oh->_int_flags &= ~_HWMOD_WAKEUP_ENABLED;
  464. return 0;
  465. }
  466. /**
  467. * _add_initiator_dep: prevent @oh from smart-idling while @init_oh is active
  468. * @oh: struct omap_hwmod *
  469. *
  470. * Prevent the hardware module @oh from entering idle while the
  471. * hardare module initiator @init_oh is active. Useful when a module
  472. * will be accessed by a particular initiator (e.g., if a module will
  473. * be accessed by the IVA, there should be a sleepdep between the IVA
  474. * initiator and the module). Only applies to modules in smart-idle
  475. * mode. If the clockdomain is marked as not needing autodeps, return
  476. * 0 without doing anything. Otherwise, returns -EINVAL upon error or
  477. * passes along clkdm_add_sleepdep() value upon success.
  478. */
  479. static int _add_initiator_dep(struct omap_hwmod *oh, struct omap_hwmod *init_oh)
  480. {
  481. if (!oh->_clk)
  482. return -EINVAL;
  483. if (oh->_clk->clkdm && oh->_clk->clkdm->flags & CLKDM_NO_AUTODEPS)
  484. return 0;
  485. return clkdm_add_sleepdep(oh->_clk->clkdm, init_oh->_clk->clkdm);
  486. }
  487. /**
  488. * _del_initiator_dep: allow @oh to smart-idle even if @init_oh is active
  489. * @oh: struct omap_hwmod *
  490. *
  491. * Allow the hardware module @oh to enter idle while the hardare
  492. * module initiator @init_oh is active. Useful when a module will not
  493. * be accessed by a particular initiator (e.g., if a module will not
  494. * be accessed by the IVA, there should be no sleepdep between the IVA
  495. * initiator and the module). Only applies to modules in smart-idle
  496. * mode. If the clockdomain is marked as not needing autodeps, return
  497. * 0 without doing anything. Returns -EINVAL upon error or passes
  498. * along clkdm_del_sleepdep() value upon success.
  499. */
  500. static int _del_initiator_dep(struct omap_hwmod *oh, struct omap_hwmod *init_oh)
  501. {
  502. if (!oh->_clk)
  503. return -EINVAL;
  504. if (oh->_clk->clkdm && oh->_clk->clkdm->flags & CLKDM_NO_AUTODEPS)
  505. return 0;
  506. return clkdm_del_sleepdep(oh->_clk->clkdm, init_oh->_clk->clkdm);
  507. }
  508. /**
  509. * _init_main_clk - get a struct clk * for the the hwmod's main functional clk
  510. * @oh: struct omap_hwmod *
  511. *
  512. * Called from _init_clocks(). Populates the @oh _clk (main
  513. * functional clock pointer) if a main_clk is present. Returns 0 on
  514. * success or -EINVAL on error.
  515. */
  516. static int _init_main_clk(struct omap_hwmod *oh)
  517. {
  518. int ret = 0;
  519. if (!oh->main_clk)
  520. return 0;
  521. oh->_clk = omap_clk_get_by_name(oh->main_clk);
  522. if (!oh->_clk) {
  523. pr_warning("omap_hwmod: %s: cannot clk_get main_clk %s\n",
  524. oh->name, oh->main_clk);
  525. return -EINVAL;
  526. }
  527. if (!oh->_clk->clkdm)
  528. pr_warning("omap_hwmod: %s: missing clockdomain for %s.\n",
  529. oh->main_clk, oh->_clk->name);
  530. return ret;
  531. }
  532. /**
  533. * _init_interface_clks - get a struct clk * for the the hwmod's interface clks
  534. * @oh: struct omap_hwmod *
  535. *
  536. * Called from _init_clocks(). Populates the @oh OCP slave interface
  537. * clock pointers. Returns 0 on success or -EINVAL on error.
  538. */
  539. static int _init_interface_clks(struct omap_hwmod *oh)
  540. {
  541. struct omap_hwmod_ocp_if *os;
  542. struct list_head *p;
  543. struct clk *c;
  544. int i = 0;
  545. int ret = 0;
  546. p = oh->slave_ports.next;
  547. while (i < oh->slaves_cnt) {
  548. os = _fetch_next_ocp_if(&p, &i);
  549. if (!os->clk)
  550. continue;
  551. c = omap_clk_get_by_name(os->clk);
  552. if (!c) {
  553. pr_warning("omap_hwmod: %s: cannot clk_get interface_clk %s\n",
  554. oh->name, os->clk);
  555. ret = -EINVAL;
  556. }
  557. os->_clk = c;
  558. }
  559. return ret;
  560. }
  561. /**
  562. * _init_opt_clk - get a struct clk * for the the hwmod's optional clocks
  563. * @oh: struct omap_hwmod *
  564. *
  565. * Called from _init_clocks(). Populates the @oh omap_hwmod_opt_clk
  566. * clock pointers. Returns 0 on success or -EINVAL on error.
  567. */
  568. static int _init_opt_clks(struct omap_hwmod *oh)
  569. {
  570. struct omap_hwmod_opt_clk *oc;
  571. struct clk *c;
  572. int i;
  573. int ret = 0;
  574. for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++) {
  575. c = omap_clk_get_by_name(oc->clk);
  576. if (!c) {
  577. pr_warning("omap_hwmod: %s: cannot clk_get opt_clk %s\n",
  578. oh->name, oc->clk);
  579. ret = -EINVAL;
  580. }
  581. oc->_clk = c;
  582. }
  583. return ret;
  584. }
  585. /**
  586. * _enable_clocks - enable hwmod main clock and interface clocks
  587. * @oh: struct omap_hwmod *
  588. *
  589. * Enables all clocks necessary for register reads and writes to succeed
  590. * on the hwmod @oh. Returns 0.
  591. */
  592. static int _enable_clocks(struct omap_hwmod *oh)
  593. {
  594. struct omap_hwmod_ocp_if *os;
  595. struct list_head *p;
  596. int i = 0;
  597. pr_debug("omap_hwmod: %s: enabling clocks\n", oh->name);
  598. if (oh->_clk)
  599. clk_enable(oh->_clk);
  600. p = oh->slave_ports.next;
  601. while (i < oh->slaves_cnt) {
  602. os = _fetch_next_ocp_if(&p, &i);
  603. if (os->_clk && (os->flags & OCPIF_SWSUP_IDLE))
  604. clk_enable(os->_clk);
  605. }
  606. /* The opt clocks are controlled by the device driver. */
  607. return 0;
  608. }
  609. /**
  610. * _disable_clocks - disable hwmod main clock and interface clocks
  611. * @oh: struct omap_hwmod *
  612. *
  613. * Disables the hwmod @oh main functional and interface clocks. Returns 0.
  614. */
  615. static int _disable_clocks(struct omap_hwmod *oh)
  616. {
  617. struct omap_hwmod_ocp_if *os;
  618. struct list_head *p;
  619. int i = 0;
  620. pr_debug("omap_hwmod: %s: disabling clocks\n", oh->name);
  621. if (oh->_clk)
  622. clk_disable(oh->_clk);
  623. p = oh->slave_ports.next;
  624. while (i < oh->slaves_cnt) {
  625. os = _fetch_next_ocp_if(&p, &i);
  626. if (os->_clk && (os->flags & OCPIF_SWSUP_IDLE))
  627. clk_disable(os->_clk);
  628. }
  629. /* The opt clocks are controlled by the device driver. */
  630. return 0;
  631. }
  632. static void _enable_optional_clocks(struct omap_hwmod *oh)
  633. {
  634. struct omap_hwmod_opt_clk *oc;
  635. int i;
  636. pr_debug("omap_hwmod: %s: enabling optional clocks\n", oh->name);
  637. for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++)
  638. if (oc->_clk) {
  639. pr_debug("omap_hwmod: enable %s:%s\n", oc->role,
  640. oc->_clk->name);
  641. clk_enable(oc->_clk);
  642. }
  643. }
  644. static void _disable_optional_clocks(struct omap_hwmod *oh)
  645. {
  646. struct omap_hwmod_opt_clk *oc;
  647. int i;
  648. pr_debug("omap_hwmod: %s: disabling optional clocks\n", oh->name);
  649. for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++)
  650. if (oc->_clk) {
  651. pr_debug("omap_hwmod: disable %s:%s\n", oc->role,
  652. oc->_clk->name);
  653. clk_disable(oc->_clk);
  654. }
  655. }
  656. /**
  657. * _enable_module - enable CLKCTRL modulemode on OMAP4
  658. * @oh: struct omap_hwmod *
  659. *
  660. * Enables the PRCM module mode related to the hwmod @oh.
  661. * No return value.
  662. */
  663. static void _enable_module(struct omap_hwmod *oh)
  664. {
  665. /* The module mode does not exist prior OMAP4 */
  666. if (cpu_is_omap24xx() || cpu_is_omap34xx())
  667. return;
  668. if (!oh->clkdm || !oh->prcm.omap4.modulemode)
  669. return;
  670. pr_debug("omap_hwmod: %s: _enable_module: %d\n",
  671. oh->name, oh->prcm.omap4.modulemode);
  672. omap4_cminst_module_enable(oh->prcm.omap4.modulemode,
  673. oh->clkdm->prcm_partition,
  674. oh->clkdm->cm_inst,
  675. oh->clkdm->clkdm_offs,
  676. oh->prcm.omap4.clkctrl_offs);
  677. }
  678. /**
  679. * _omap4_wait_target_disable - wait for a module to be disabled on OMAP4
  680. * @oh: struct omap_hwmod *
  681. *
  682. * Wait for a module @oh to enter slave idle. Returns 0 if the module
  683. * does not have an IDLEST bit or if the module successfully enters
  684. * slave idle; otherwise, pass along the return value of the
  685. * appropriate *_cm*_wait_module_idle() function.
  686. */
  687. static int _omap4_wait_target_disable(struct omap_hwmod *oh)
  688. {
  689. if (!cpu_is_omap44xx())
  690. return 0;
  691. if (!oh)
  692. return -EINVAL;
  693. if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
  694. return 0;
  695. if (oh->flags & HWMOD_NO_IDLEST)
  696. return 0;
  697. return omap4_cminst_wait_module_idle(oh->clkdm->prcm_partition,
  698. oh->clkdm->cm_inst,
  699. oh->clkdm->clkdm_offs,
  700. oh->prcm.omap4.clkctrl_offs);
  701. }
  702. /**
  703. * _count_mpu_irqs - count the number of MPU IRQ lines associated with @oh
  704. * @oh: struct omap_hwmod *oh
  705. *
  706. * Count and return the number of MPU IRQs associated with the hwmod
  707. * @oh. Used to allocate struct resource data. Returns 0 if @oh is
  708. * NULL.
  709. */
  710. static int _count_mpu_irqs(struct omap_hwmod *oh)
  711. {
  712. struct omap_hwmod_irq_info *ohii;
  713. int i = 0;
  714. if (!oh || !oh->mpu_irqs)
  715. return 0;
  716. do {
  717. ohii = &oh->mpu_irqs[i++];
  718. } while (ohii->irq != -1);
  719. return i-1;
  720. }
  721. /**
  722. * _count_sdma_reqs - count the number of SDMA request lines associated with @oh
  723. * @oh: struct omap_hwmod *oh
  724. *
  725. * Count and return the number of SDMA request lines associated with
  726. * the hwmod @oh. Used to allocate struct resource data. Returns 0
  727. * if @oh is NULL.
  728. */
  729. static int _count_sdma_reqs(struct omap_hwmod *oh)
  730. {
  731. struct omap_hwmod_dma_info *ohdi;
  732. int i = 0;
  733. if (!oh || !oh->sdma_reqs)
  734. return 0;
  735. do {
  736. ohdi = &oh->sdma_reqs[i++];
  737. } while (ohdi->dma_req != -1);
  738. return i-1;
  739. }
  740. /**
  741. * _count_ocp_if_addr_spaces - count the number of address space entries for @oh
  742. * @oh: struct omap_hwmod *oh
  743. *
  744. * Count and return the number of address space ranges associated with
  745. * the hwmod @oh. Used to allocate struct resource data. Returns 0
  746. * if @oh is NULL.
  747. */
  748. static int _count_ocp_if_addr_spaces(struct omap_hwmod_ocp_if *os)
  749. {
  750. struct omap_hwmod_addr_space *mem;
  751. int i = 0;
  752. if (!os || !os->addr)
  753. return 0;
  754. do {
  755. mem = &os->addr[i++];
  756. } while (mem->pa_start != mem->pa_end);
  757. return i-1;
  758. }
  759. /**
  760. * _get_mpu_irq_by_name - fetch MPU interrupt line number by name
  761. * @oh: struct omap_hwmod * to operate on
  762. * @name: pointer to the name of the MPU interrupt number to fetch (optional)
  763. * @irq: pointer to an unsigned int to store the MPU IRQ number to
  764. *
  765. * Retrieve a MPU hardware IRQ line number named by @name associated
  766. * with the IP block pointed to by @oh. The IRQ number will be filled
  767. * into the address pointed to by @dma. When @name is non-null, the
  768. * IRQ line number associated with the named entry will be returned.
  769. * If @name is null, the first matching entry will be returned. Data
  770. * order is not meaningful in hwmod data, so callers are strongly
  771. * encouraged to use a non-null @name whenever possible to avoid
  772. * unpredictable effects if hwmod data is later added that causes data
  773. * ordering to change. Returns 0 upon success or a negative error
  774. * code upon error.
  775. */
  776. static int _get_mpu_irq_by_name(struct omap_hwmod *oh, const char *name,
  777. unsigned int *irq)
  778. {
  779. int i;
  780. bool found = false;
  781. if (!oh->mpu_irqs)
  782. return -ENOENT;
  783. i = 0;
  784. while (oh->mpu_irqs[i].irq != -1) {
  785. if (name == oh->mpu_irqs[i].name ||
  786. !strcmp(name, oh->mpu_irqs[i].name)) {
  787. found = true;
  788. break;
  789. }
  790. i++;
  791. }
  792. if (!found)
  793. return -ENOENT;
  794. *irq = oh->mpu_irqs[i].irq;
  795. return 0;
  796. }
  797. /**
  798. * _get_sdma_req_by_name - fetch SDMA request line ID by name
  799. * @oh: struct omap_hwmod * to operate on
  800. * @name: pointer to the name of the SDMA request line to fetch (optional)
  801. * @dma: pointer to an unsigned int to store the request line ID to
  802. *
  803. * Retrieve an SDMA request line ID named by @name on the IP block
  804. * pointed to by @oh. The ID will be filled into the address pointed
  805. * to by @dma. When @name is non-null, the request line ID associated
  806. * with the named entry will be returned. If @name is null, the first
  807. * matching entry will be returned. Data order is not meaningful in
  808. * hwmod data, so callers are strongly encouraged to use a non-null
  809. * @name whenever possible to avoid unpredictable effects if hwmod
  810. * data is later added that causes data ordering to change. Returns 0
  811. * upon success or a negative error code upon error.
  812. */
  813. static int _get_sdma_req_by_name(struct omap_hwmod *oh, const char *name,
  814. unsigned int *dma)
  815. {
  816. int i;
  817. bool found = false;
  818. if (!oh->sdma_reqs)
  819. return -ENOENT;
  820. i = 0;
  821. while (oh->sdma_reqs[i].dma_req != -1) {
  822. if (name == oh->sdma_reqs[i].name ||
  823. !strcmp(name, oh->sdma_reqs[i].name)) {
  824. found = true;
  825. break;
  826. }
  827. i++;
  828. }
  829. if (!found)
  830. return -ENOENT;
  831. *dma = oh->sdma_reqs[i].dma_req;
  832. return 0;
  833. }
  834. /**
  835. * _get_addr_space_by_name - fetch address space start & end by name
  836. * @oh: struct omap_hwmod * to operate on
  837. * @name: pointer to the name of the address space to fetch (optional)
  838. * @pa_start: pointer to a u32 to store the starting address to
  839. * @pa_end: pointer to a u32 to store the ending address to
  840. *
  841. * Retrieve address space start and end addresses for the IP block
  842. * pointed to by @oh. The data will be filled into the addresses
  843. * pointed to by @pa_start and @pa_end. When @name is non-null, the
  844. * address space data associated with the named entry will be
  845. * returned. If @name is null, the first matching entry will be
  846. * returned. Data order is not meaningful in hwmod data, so callers
  847. * are strongly encouraged to use a non-null @name whenever possible
  848. * to avoid unpredictable effects if hwmod data is later added that
  849. * causes data ordering to change. Returns 0 upon success or a
  850. * negative error code upon error.
  851. */
  852. static int _get_addr_space_by_name(struct omap_hwmod *oh, const char *name,
  853. u32 *pa_start, u32 *pa_end)
  854. {
  855. int i, j;
  856. struct omap_hwmod_ocp_if *os;
  857. struct list_head *p = NULL;
  858. bool found = false;
  859. p = oh->slave_ports.next;
  860. i = 0;
  861. while (i < oh->slaves_cnt) {
  862. os = _fetch_next_ocp_if(&p, &i);
  863. if (!os->addr)
  864. return -ENOENT;
  865. j = 0;
  866. while (os->addr[j].pa_start != os->addr[j].pa_end) {
  867. if (name == os->addr[j].name ||
  868. !strcmp(name, os->addr[j].name)) {
  869. found = true;
  870. break;
  871. }
  872. j++;
  873. }
  874. if (found)
  875. break;
  876. }
  877. if (!found)
  878. return -ENOENT;
  879. *pa_start = os->addr[j].pa_start;
  880. *pa_end = os->addr[j].pa_end;
  881. return 0;
  882. }
  883. /**
  884. * _save_mpu_port_index - find and save the index to @oh's MPU port
  885. * @oh: struct omap_hwmod *
  886. *
  887. * Determines the array index of the OCP slave port that the MPU uses
  888. * to address the device, and saves it into the struct omap_hwmod.
  889. * Intended to be called during hwmod registration only. No return
  890. * value.
  891. */
  892. static void __init _save_mpu_port_index(struct omap_hwmod *oh)
  893. {
  894. struct omap_hwmod_ocp_if *os = NULL;
  895. struct list_head *p;
  896. int i = 0;
  897. if (!oh)
  898. return;
  899. oh->_int_flags |= _HWMOD_NO_MPU_PORT;
  900. p = oh->slave_ports.next;
  901. while (i < oh->slaves_cnt) {
  902. os = _fetch_next_ocp_if(&p, &i);
  903. if (os->user & OCP_USER_MPU) {
  904. oh->_mpu_port = os;
  905. oh->_int_flags &= ~_HWMOD_NO_MPU_PORT;
  906. break;
  907. }
  908. }
  909. return;
  910. }
  911. /**
  912. * _find_mpu_rt_port - return omap_hwmod_ocp_if accessible by the MPU
  913. * @oh: struct omap_hwmod *
  914. *
  915. * Given a pointer to a struct omap_hwmod record @oh, return a pointer
  916. * to the struct omap_hwmod_ocp_if record that is used by the MPU to
  917. * communicate with the IP block. This interface need not be directly
  918. * connected to the MPU (and almost certainly is not), but is directly
  919. * connected to the IP block represented by @oh. Returns a pointer
  920. * to the struct omap_hwmod_ocp_if * upon success, or returns NULL upon
  921. * error or if there does not appear to be a path from the MPU to this
  922. * IP block.
  923. */
  924. static struct omap_hwmod_ocp_if *_find_mpu_rt_port(struct omap_hwmod *oh)
  925. {
  926. if (!oh || oh->_int_flags & _HWMOD_NO_MPU_PORT || oh->slaves_cnt == 0)
  927. return NULL;
  928. return oh->_mpu_port;
  929. };
  930. /**
  931. * _find_mpu_rt_addr_space - return MPU register target address space for @oh
  932. * @oh: struct omap_hwmod *
  933. *
  934. * Returns a pointer to the struct omap_hwmod_addr_space record representing
  935. * the register target MPU address space; or returns NULL upon error.
  936. */
  937. static struct omap_hwmod_addr_space * __init _find_mpu_rt_addr_space(struct omap_hwmod *oh)
  938. {
  939. struct omap_hwmod_ocp_if *os;
  940. struct omap_hwmod_addr_space *mem;
  941. int found = 0, i = 0;
  942. os = _find_mpu_rt_port(oh);
  943. if (!os || !os->addr)
  944. return NULL;
  945. do {
  946. mem = &os->addr[i++];
  947. if (mem->flags & ADDR_TYPE_RT)
  948. found = 1;
  949. } while (!found && mem->pa_start != mem->pa_end);
  950. return (found) ? mem : NULL;
  951. }
  952. /**
  953. * _enable_sysc - try to bring a module out of idle via OCP_SYSCONFIG
  954. * @oh: struct omap_hwmod *
  955. *
  956. * If module is marked as SWSUP_SIDLE, force the module out of slave
  957. * idle; otherwise, configure it for smart-idle. If module is marked
  958. * as SWSUP_MSUSPEND, force the module out of master standby;
  959. * otherwise, configure it for smart-standby. No return value.
  960. */
  961. static void _enable_sysc(struct omap_hwmod *oh)
  962. {
  963. u8 idlemode, sf;
  964. u32 v;
  965. if (!oh->class->sysc)
  966. return;
  967. v = oh->_sysc_cache;
  968. sf = oh->class->sysc->sysc_flags;
  969. if (sf & SYSC_HAS_SIDLEMODE) {
  970. idlemode = (oh->flags & HWMOD_SWSUP_SIDLE) ?
  971. HWMOD_IDLEMODE_NO : HWMOD_IDLEMODE_SMART;
  972. _set_slave_idlemode(oh, idlemode, &v);
  973. }
  974. if (sf & SYSC_HAS_MIDLEMODE) {
  975. if (oh->flags & HWMOD_SWSUP_MSTANDBY) {
  976. idlemode = HWMOD_IDLEMODE_NO;
  977. } else {
  978. if (sf & SYSC_HAS_ENAWAKEUP)
  979. _enable_wakeup(oh, &v);
  980. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  981. idlemode = HWMOD_IDLEMODE_SMART_WKUP;
  982. else
  983. idlemode = HWMOD_IDLEMODE_SMART;
  984. }
  985. _set_master_standbymode(oh, idlemode, &v);
  986. }
  987. /*
  988. * XXX The clock framework should handle this, by
  989. * calling into this code. But this must wait until the
  990. * clock structures are tagged with omap_hwmod entries
  991. */
  992. if ((oh->flags & HWMOD_SET_DEFAULT_CLOCKACT) &&
  993. (sf & SYSC_HAS_CLOCKACTIVITY))
  994. _set_clockactivity(oh, oh->class->sysc->clockact, &v);
  995. /* If slave is in SMARTIDLE, also enable wakeup */
  996. if ((sf & SYSC_HAS_SIDLEMODE) && !(oh->flags & HWMOD_SWSUP_SIDLE))
  997. _enable_wakeup(oh, &v);
  998. _write_sysconfig(v, oh);
  999. /*
  1000. * Set the autoidle bit only after setting the smartidle bit
  1001. * Setting this will not have any impact on the other modules.
  1002. */
  1003. if (sf & SYSC_HAS_AUTOIDLE) {
  1004. idlemode = (oh->flags & HWMOD_NO_OCP_AUTOIDLE) ?
  1005. 0 : 1;
  1006. _set_module_autoidle(oh, idlemode, &v);
  1007. _write_sysconfig(v, oh);
  1008. }
  1009. }
  1010. /**
  1011. * _idle_sysc - try to put a module into idle via OCP_SYSCONFIG
  1012. * @oh: struct omap_hwmod *
  1013. *
  1014. * If module is marked as SWSUP_SIDLE, force the module into slave
  1015. * idle; otherwise, configure it for smart-idle. If module is marked
  1016. * as SWSUP_MSUSPEND, force the module into master standby; otherwise,
  1017. * configure it for smart-standby. No return value.
  1018. */
  1019. static void _idle_sysc(struct omap_hwmod *oh)
  1020. {
  1021. u8 idlemode, sf;
  1022. u32 v;
  1023. if (!oh->class->sysc)
  1024. return;
  1025. v = oh->_sysc_cache;
  1026. sf = oh->class->sysc->sysc_flags;
  1027. if (sf & SYSC_HAS_SIDLEMODE) {
  1028. idlemode = (oh->flags & HWMOD_SWSUP_SIDLE) ?
  1029. HWMOD_IDLEMODE_FORCE : HWMOD_IDLEMODE_SMART;
  1030. _set_slave_idlemode(oh, idlemode, &v);
  1031. }
  1032. if (sf & SYSC_HAS_MIDLEMODE) {
  1033. if (oh->flags & HWMOD_SWSUP_MSTANDBY) {
  1034. idlemode = HWMOD_IDLEMODE_FORCE;
  1035. } else {
  1036. if (sf & SYSC_HAS_ENAWAKEUP)
  1037. _enable_wakeup(oh, &v);
  1038. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  1039. idlemode = HWMOD_IDLEMODE_SMART_WKUP;
  1040. else
  1041. idlemode = HWMOD_IDLEMODE_SMART;
  1042. }
  1043. _set_master_standbymode(oh, idlemode, &v);
  1044. }
  1045. /* If slave is in SMARTIDLE, also enable wakeup */
  1046. if ((sf & SYSC_HAS_SIDLEMODE) && !(oh->flags & HWMOD_SWSUP_SIDLE))
  1047. _enable_wakeup(oh, &v);
  1048. _write_sysconfig(v, oh);
  1049. }
  1050. /**
  1051. * _shutdown_sysc - force a module into idle via OCP_SYSCONFIG
  1052. * @oh: struct omap_hwmod *
  1053. *
  1054. * Force the module into slave idle and master suspend. No return
  1055. * value.
  1056. */
  1057. static void _shutdown_sysc(struct omap_hwmod *oh)
  1058. {
  1059. u32 v;
  1060. u8 sf;
  1061. if (!oh->class->sysc)
  1062. return;
  1063. v = oh->_sysc_cache;
  1064. sf = oh->class->sysc->sysc_flags;
  1065. if (sf & SYSC_HAS_SIDLEMODE)
  1066. _set_slave_idlemode(oh, HWMOD_IDLEMODE_FORCE, &v);
  1067. if (sf & SYSC_HAS_MIDLEMODE)
  1068. _set_master_standbymode(oh, HWMOD_IDLEMODE_FORCE, &v);
  1069. if (sf & SYSC_HAS_AUTOIDLE)
  1070. _set_module_autoidle(oh, 1, &v);
  1071. _write_sysconfig(v, oh);
  1072. }
  1073. /**
  1074. * _lookup - find an omap_hwmod by name
  1075. * @name: find an omap_hwmod by name
  1076. *
  1077. * Return a pointer to an omap_hwmod by name, or NULL if not found.
  1078. */
  1079. static struct omap_hwmod *_lookup(const char *name)
  1080. {
  1081. struct omap_hwmod *oh, *temp_oh;
  1082. oh = NULL;
  1083. list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
  1084. if (!strcmp(name, temp_oh->name)) {
  1085. oh = temp_oh;
  1086. break;
  1087. }
  1088. }
  1089. return oh;
  1090. }
  1091. /**
  1092. * _init_clkdm - look up a clockdomain name, store pointer in omap_hwmod
  1093. * @oh: struct omap_hwmod *
  1094. *
  1095. * Convert a clockdomain name stored in a struct omap_hwmod into a
  1096. * clockdomain pointer, and save it into the struct omap_hwmod.
  1097. * return -EINVAL if clkdm_name does not exist or if the lookup failed.
  1098. */
  1099. static int _init_clkdm(struct omap_hwmod *oh)
  1100. {
  1101. if (cpu_is_omap24xx() || cpu_is_omap34xx())
  1102. return 0;
  1103. if (!oh->clkdm_name) {
  1104. pr_warning("omap_hwmod: %s: no clkdm_name\n", oh->name);
  1105. return -EINVAL;
  1106. }
  1107. oh->clkdm = clkdm_lookup(oh->clkdm_name);
  1108. if (!oh->clkdm) {
  1109. pr_warning("omap_hwmod: %s: could not associate to clkdm %s\n",
  1110. oh->name, oh->clkdm_name);
  1111. return -EINVAL;
  1112. }
  1113. pr_debug("omap_hwmod: %s: associated to clkdm %s\n",
  1114. oh->name, oh->clkdm_name);
  1115. return 0;
  1116. }
  1117. /**
  1118. * _init_clocks - clk_get() all clocks associated with this hwmod. Retrieve as
  1119. * well the clockdomain.
  1120. * @oh: struct omap_hwmod *
  1121. * @data: not used; pass NULL
  1122. *
  1123. * Called by omap_hwmod_setup_*() (after omap2_clk_init()).
  1124. * Resolves all clock names embedded in the hwmod. Returns 0 on
  1125. * success, or a negative error code on failure.
  1126. */
  1127. static int _init_clocks(struct omap_hwmod *oh, void *data)
  1128. {
  1129. int ret = 0;
  1130. if (oh->_state != _HWMOD_STATE_REGISTERED)
  1131. return 0;
  1132. pr_debug("omap_hwmod: %s: looking up clocks\n", oh->name);
  1133. ret |= _init_main_clk(oh);
  1134. ret |= _init_interface_clks(oh);
  1135. ret |= _init_opt_clks(oh);
  1136. ret |= _init_clkdm(oh);
  1137. if (!ret)
  1138. oh->_state = _HWMOD_STATE_CLKS_INITED;
  1139. else
  1140. pr_warning("omap_hwmod: %s: cannot _init_clocks\n", oh->name);
  1141. return ret;
  1142. }
  1143. /**
  1144. * _wait_target_ready - wait for a module to leave slave idle
  1145. * @oh: struct omap_hwmod *
  1146. *
  1147. * Wait for a module @oh to leave slave idle. Returns 0 if the module
  1148. * does not have an IDLEST bit or if the module successfully leaves
  1149. * slave idle; otherwise, pass along the return value of the
  1150. * appropriate *_cm*_wait_module_ready() function.
  1151. */
  1152. static int _wait_target_ready(struct omap_hwmod *oh)
  1153. {
  1154. struct omap_hwmod_ocp_if *os;
  1155. int ret;
  1156. if (!oh)
  1157. return -EINVAL;
  1158. if (oh->flags & HWMOD_NO_IDLEST)
  1159. return 0;
  1160. os = _find_mpu_rt_port(oh);
  1161. if (!os)
  1162. return 0;
  1163. /* XXX check module SIDLEMODE */
  1164. /* XXX check clock enable states */
  1165. if (cpu_is_omap24xx() || cpu_is_omap34xx()) {
  1166. ret = omap2_cm_wait_module_ready(oh->prcm.omap2.module_offs,
  1167. oh->prcm.omap2.idlest_reg_id,
  1168. oh->prcm.omap2.idlest_idle_bit);
  1169. } else if (cpu_is_omap44xx()) {
  1170. if (!oh->clkdm)
  1171. return -EINVAL;
  1172. ret = omap4_cminst_wait_module_ready(oh->clkdm->prcm_partition,
  1173. oh->clkdm->cm_inst,
  1174. oh->clkdm->clkdm_offs,
  1175. oh->prcm.omap4.clkctrl_offs);
  1176. } else {
  1177. BUG();
  1178. };
  1179. return ret;
  1180. }
  1181. /**
  1182. * _lookup_hardreset - fill register bit info for this hwmod/reset line
  1183. * @oh: struct omap_hwmod *
  1184. * @name: name of the reset line in the context of this hwmod
  1185. * @ohri: struct omap_hwmod_rst_info * that this function will fill in
  1186. *
  1187. * Return the bit position of the reset line that match the
  1188. * input name. Return -ENOENT if not found.
  1189. */
  1190. static u8 _lookup_hardreset(struct omap_hwmod *oh, const char *name,
  1191. struct omap_hwmod_rst_info *ohri)
  1192. {
  1193. int i;
  1194. for (i = 0; i < oh->rst_lines_cnt; i++) {
  1195. const char *rst_line = oh->rst_lines[i].name;
  1196. if (!strcmp(rst_line, name)) {
  1197. ohri->rst_shift = oh->rst_lines[i].rst_shift;
  1198. ohri->st_shift = oh->rst_lines[i].st_shift;
  1199. pr_debug("omap_hwmod: %s: %s: %s: rst %d st %d\n",
  1200. oh->name, __func__, rst_line, ohri->rst_shift,
  1201. ohri->st_shift);
  1202. return 0;
  1203. }
  1204. }
  1205. return -ENOENT;
  1206. }
  1207. /**
  1208. * _assert_hardreset - assert the HW reset line of submodules
  1209. * contained in the hwmod module.
  1210. * @oh: struct omap_hwmod *
  1211. * @name: name of the reset line to lookup and assert
  1212. *
  1213. * Some IP like dsp, ipu or iva contain processor that require
  1214. * an HW reset line to be assert / deassert in order to enable fully
  1215. * the IP.
  1216. */
  1217. static int _assert_hardreset(struct omap_hwmod *oh, const char *name)
  1218. {
  1219. struct omap_hwmod_rst_info ohri;
  1220. u8 ret;
  1221. if (!oh)
  1222. return -EINVAL;
  1223. ret = _lookup_hardreset(oh, name, &ohri);
  1224. if (IS_ERR_VALUE(ret))
  1225. return ret;
  1226. if (cpu_is_omap24xx() || cpu_is_omap34xx())
  1227. return omap2_prm_assert_hardreset(oh->prcm.omap2.module_offs,
  1228. ohri.rst_shift);
  1229. else if (cpu_is_omap44xx())
  1230. return omap4_prminst_assert_hardreset(ohri.rst_shift,
  1231. oh->clkdm->pwrdm.ptr->prcm_partition,
  1232. oh->clkdm->pwrdm.ptr->prcm_offs,
  1233. oh->prcm.omap4.rstctrl_offs);
  1234. else
  1235. return -EINVAL;
  1236. }
  1237. /**
  1238. * _deassert_hardreset - deassert the HW reset line of submodules contained
  1239. * in the hwmod module.
  1240. * @oh: struct omap_hwmod *
  1241. * @name: name of the reset line to look up and deassert
  1242. *
  1243. * Some IP like dsp, ipu or iva contain processor that require
  1244. * an HW reset line to be assert / deassert in order to enable fully
  1245. * the IP.
  1246. */
  1247. static int _deassert_hardreset(struct omap_hwmod *oh, const char *name)
  1248. {
  1249. struct omap_hwmod_rst_info ohri;
  1250. int ret;
  1251. if (!oh)
  1252. return -EINVAL;
  1253. ret = _lookup_hardreset(oh, name, &ohri);
  1254. if (IS_ERR_VALUE(ret))
  1255. return ret;
  1256. if (cpu_is_omap24xx() || cpu_is_omap34xx()) {
  1257. ret = omap2_prm_deassert_hardreset(oh->prcm.omap2.module_offs,
  1258. ohri.rst_shift,
  1259. ohri.st_shift);
  1260. } else if (cpu_is_omap44xx()) {
  1261. if (ohri.st_shift)
  1262. pr_err("omap_hwmod: %s: %s: hwmod data error: OMAP4 does not support st_shift\n",
  1263. oh->name, name);
  1264. ret = omap4_prminst_deassert_hardreset(ohri.rst_shift,
  1265. oh->clkdm->pwrdm.ptr->prcm_partition,
  1266. oh->clkdm->pwrdm.ptr->prcm_offs,
  1267. oh->prcm.omap4.rstctrl_offs);
  1268. } else {
  1269. return -EINVAL;
  1270. }
  1271. if (ret == -EBUSY)
  1272. pr_warning("omap_hwmod: %s: failed to hardreset\n", oh->name);
  1273. return ret;
  1274. }
  1275. /**
  1276. * _read_hardreset - read the HW reset line state of submodules
  1277. * contained in the hwmod module
  1278. * @oh: struct omap_hwmod *
  1279. * @name: name of the reset line to look up and read
  1280. *
  1281. * Return the state of the reset line.
  1282. */
  1283. static int _read_hardreset(struct omap_hwmod *oh, const char *name)
  1284. {
  1285. struct omap_hwmod_rst_info ohri;
  1286. u8 ret;
  1287. if (!oh)
  1288. return -EINVAL;
  1289. ret = _lookup_hardreset(oh, name, &ohri);
  1290. if (IS_ERR_VALUE(ret))
  1291. return ret;
  1292. if (cpu_is_omap24xx() || cpu_is_omap34xx()) {
  1293. return omap2_prm_is_hardreset_asserted(oh->prcm.omap2.module_offs,
  1294. ohri.st_shift);
  1295. } else if (cpu_is_omap44xx()) {
  1296. return omap4_prminst_is_hardreset_asserted(ohri.rst_shift,
  1297. oh->clkdm->pwrdm.ptr->prcm_partition,
  1298. oh->clkdm->pwrdm.ptr->prcm_offs,
  1299. oh->prcm.omap4.rstctrl_offs);
  1300. } else {
  1301. return -EINVAL;
  1302. }
  1303. }
  1304. /**
  1305. * _are_any_hardreset_lines_asserted - return true if part of @oh is hard-reset
  1306. * @oh: struct omap_hwmod *
  1307. *
  1308. * If any hardreset line associated with @oh is asserted, then return true.
  1309. * Otherwise, if @oh has no hardreset lines associated with it, or if
  1310. * no hardreset lines associated with @oh are asserted, then return false.
  1311. * This function is used to avoid executing some parts of the IP block
  1312. * enable/disable sequence if a hardreset line is set.
  1313. */
  1314. static bool _are_any_hardreset_lines_asserted(struct omap_hwmod *oh)
  1315. {
  1316. int i;
  1317. if (oh->rst_lines_cnt == 0)
  1318. return false;
  1319. for (i = 0; i < oh->rst_lines_cnt; i++)
  1320. if (_read_hardreset(oh, oh->rst_lines[i].name) > 0)
  1321. return true;
  1322. return false;
  1323. }
  1324. /**
  1325. * _omap4_disable_module - enable CLKCTRL modulemode on OMAP4
  1326. * @oh: struct omap_hwmod *
  1327. *
  1328. * Disable the PRCM module mode related to the hwmod @oh.
  1329. * Return EINVAL if the modulemode is not supported and 0 in case of success.
  1330. */
  1331. static int _omap4_disable_module(struct omap_hwmod *oh)
  1332. {
  1333. int v;
  1334. /* The module mode does not exist prior OMAP4 */
  1335. if (!cpu_is_omap44xx())
  1336. return -EINVAL;
  1337. if (!oh->clkdm || !oh->prcm.omap4.modulemode)
  1338. return -EINVAL;
  1339. pr_debug("omap_hwmod: %s: %s\n", oh->name, __func__);
  1340. omap4_cminst_module_disable(oh->clkdm->prcm_partition,
  1341. oh->clkdm->cm_inst,
  1342. oh->clkdm->clkdm_offs,
  1343. oh->prcm.omap4.clkctrl_offs);
  1344. if (_are_any_hardreset_lines_asserted(oh))
  1345. return 0;
  1346. v = _omap4_wait_target_disable(oh);
  1347. if (v)
  1348. pr_warn("omap_hwmod: %s: _wait_target_disable failed\n",
  1349. oh->name);
  1350. return 0;
  1351. }
  1352. /**
  1353. * _ocp_softreset - reset an omap_hwmod via the OCP_SYSCONFIG bit
  1354. * @oh: struct omap_hwmod *
  1355. *
  1356. * Resets an omap_hwmod @oh via the OCP_SYSCONFIG bit. hwmod must be
  1357. * enabled for this to work. Returns -ENOENT if the hwmod cannot be
  1358. * reset this way, -EINVAL if the hwmod is in the wrong state,
  1359. * -ETIMEDOUT if the module did not reset in time, or 0 upon success.
  1360. *
  1361. * In OMAP3 a specific SYSSTATUS register is used to get the reset status.
  1362. * Starting in OMAP4, some IPs do not have SYSSTATUS registers and instead
  1363. * use the SYSCONFIG softreset bit to provide the status.
  1364. *
  1365. * Note that some IP like McBSP do have reset control but don't have
  1366. * reset status.
  1367. */
  1368. static int _ocp_softreset(struct omap_hwmod *oh)
  1369. {
  1370. u32 v, softrst_mask;
  1371. int c = 0;
  1372. int ret = 0;
  1373. if (!oh->class->sysc ||
  1374. !(oh->class->sysc->sysc_flags & SYSC_HAS_SOFTRESET))
  1375. return -ENOENT;
  1376. /* clocks must be on for this operation */
  1377. if (oh->_state != _HWMOD_STATE_ENABLED) {
  1378. pr_warning("omap_hwmod: %s: reset can only be entered from "
  1379. "enabled state\n", oh->name);
  1380. return -EINVAL;
  1381. }
  1382. /* For some modules, all optionnal clocks need to be enabled as well */
  1383. if (oh->flags & HWMOD_CONTROL_OPT_CLKS_IN_RESET)
  1384. _enable_optional_clocks(oh);
  1385. pr_debug("omap_hwmod: %s: resetting via OCP SOFTRESET\n", oh->name);
  1386. v = oh->_sysc_cache;
  1387. ret = _set_softreset(oh, &v);
  1388. if (ret)
  1389. goto dis_opt_clks;
  1390. _write_sysconfig(v, oh);
  1391. if (oh->class->sysc->srst_udelay)
  1392. udelay(oh->class->sysc->srst_udelay);
  1393. if (oh->class->sysc->sysc_flags & SYSS_HAS_RESET_STATUS)
  1394. omap_test_timeout((omap_hwmod_read(oh,
  1395. oh->class->sysc->syss_offs)
  1396. & SYSS_RESETDONE_MASK),
  1397. MAX_MODULE_SOFTRESET_WAIT, c);
  1398. else if (oh->class->sysc->sysc_flags & SYSC_HAS_RESET_STATUS) {
  1399. softrst_mask = (0x1 << oh->class->sysc->sysc_fields->srst_shift);
  1400. omap_test_timeout(!(omap_hwmod_read(oh,
  1401. oh->class->sysc->sysc_offs)
  1402. & softrst_mask),
  1403. MAX_MODULE_SOFTRESET_WAIT, c);
  1404. }
  1405. if (c == MAX_MODULE_SOFTRESET_WAIT)
  1406. pr_warning("omap_hwmod: %s: softreset failed (waited %d usec)\n",
  1407. oh->name, MAX_MODULE_SOFTRESET_WAIT);
  1408. else
  1409. pr_debug("omap_hwmod: %s: softreset in %d usec\n", oh->name, c);
  1410. /*
  1411. * XXX add _HWMOD_STATE_WEDGED for modules that don't come back from
  1412. * _wait_target_ready() or _reset()
  1413. */
  1414. ret = (c == MAX_MODULE_SOFTRESET_WAIT) ? -ETIMEDOUT : 0;
  1415. dis_opt_clks:
  1416. if (oh->flags & HWMOD_CONTROL_OPT_CLKS_IN_RESET)
  1417. _disable_optional_clocks(oh);
  1418. return ret;
  1419. }
  1420. /**
  1421. * _reset - reset an omap_hwmod
  1422. * @oh: struct omap_hwmod *
  1423. *
  1424. * Resets an omap_hwmod @oh. If the module has a custom reset
  1425. * function pointer defined, then call it to reset the IP block, and
  1426. * pass along its return value to the caller. Otherwise, if the IP
  1427. * block has an OCP_SYSCONFIG register with a SOFTRESET bitfield
  1428. * associated with it, call a function to reset the IP block via that
  1429. * method, and pass along the return value to the caller. Finally, if
  1430. * the IP block has some hardreset lines associated with it, assert
  1431. * all of those, but do _not_ deassert them. (This is because driver
  1432. * authors have expressed an apparent requirement to control the
  1433. * deassertion of the hardreset lines themselves.)
  1434. *
  1435. * The default software reset mechanism for most OMAP IP blocks is
  1436. * triggered via the OCP_SYSCONFIG.SOFTRESET bit. However, some
  1437. * hwmods cannot be reset via this method. Some are not targets and
  1438. * therefore have no OCP header registers to access. Others (like the
  1439. * IVA) have idiosyncratic reset sequences. So for these relatively
  1440. * rare cases, custom reset code can be supplied in the struct
  1441. * omap_hwmod_class .reset function pointer. Passes along the return
  1442. * value from either _ocp_softreset() or the custom reset function -
  1443. * these must return -EINVAL if the hwmod cannot be reset this way or
  1444. * if the hwmod is in the wrong state, -ETIMEDOUT if the module did
  1445. * not reset in time, or 0 upon success.
  1446. */
  1447. static int _reset(struct omap_hwmod *oh)
  1448. {
  1449. int i, r;
  1450. pr_debug("omap_hwmod: %s: resetting\n", oh->name);
  1451. if (oh->class->reset) {
  1452. r = oh->class->reset(oh);
  1453. } else {
  1454. if (oh->rst_lines_cnt > 0) {
  1455. for (i = 0; i < oh->rst_lines_cnt; i++)
  1456. _assert_hardreset(oh, oh->rst_lines[i].name);
  1457. return 0;
  1458. } else {
  1459. r = _ocp_softreset(oh);
  1460. if (r == -ENOENT)
  1461. r = 0;
  1462. }
  1463. }
  1464. /*
  1465. * OCP_SYSCONFIG bits need to be reprogrammed after a
  1466. * softreset. The _enable() function should be split to avoid
  1467. * the rewrite of the OCP_SYSCONFIG register.
  1468. */
  1469. if (oh->class->sysc) {
  1470. _update_sysc_cache(oh);
  1471. _enable_sysc(oh);
  1472. }
  1473. return r;
  1474. }
  1475. /**
  1476. * _enable - enable an omap_hwmod
  1477. * @oh: struct omap_hwmod *
  1478. *
  1479. * Enables an omap_hwmod @oh such that the MPU can access the hwmod's
  1480. * register target. Returns -EINVAL if the hwmod is in the wrong
  1481. * state or passes along the return value of _wait_target_ready().
  1482. */
  1483. static int _enable(struct omap_hwmod *oh)
  1484. {
  1485. int r;
  1486. int hwsup = 0;
  1487. pr_debug("omap_hwmod: %s: enabling\n", oh->name);
  1488. /*
  1489. * hwmods with HWMOD_INIT_NO_IDLE flag set are left in enabled
  1490. * state at init. Now that someone is really trying to enable
  1491. * them, just ensure that the hwmod mux is set.
  1492. */
  1493. if (oh->_int_flags & _HWMOD_SKIP_ENABLE) {
  1494. /*
  1495. * If the caller has mux data populated, do the mux'ing
  1496. * which wouldn't have been done as part of the _enable()
  1497. * done during setup.
  1498. */
  1499. if (oh->mux)
  1500. omap_hwmod_mux(oh->mux, _HWMOD_STATE_ENABLED);
  1501. oh->_int_flags &= ~_HWMOD_SKIP_ENABLE;
  1502. return 0;
  1503. }
  1504. if (oh->_state != _HWMOD_STATE_INITIALIZED &&
  1505. oh->_state != _HWMOD_STATE_IDLE &&
  1506. oh->_state != _HWMOD_STATE_DISABLED) {
  1507. WARN(1, "omap_hwmod: %s: enabled state can only be entered from initialized, idle, or disabled state\n",
  1508. oh->name);
  1509. return -EINVAL;
  1510. }
  1511. /*
  1512. * If an IP block contains HW reset lines and any of them are
  1513. * asserted, we let integration code associated with that
  1514. * block handle the enable. We've received very little
  1515. * information on what those driver authors need, and until
  1516. * detailed information is provided and the driver code is
  1517. * posted to the public lists, this is probably the best we
  1518. * can do.
  1519. */
  1520. if (_are_any_hardreset_lines_asserted(oh))
  1521. return 0;
  1522. /* Mux pins for device runtime if populated */
  1523. if (oh->mux && (!oh->mux->enabled ||
  1524. ((oh->_state == _HWMOD_STATE_IDLE) &&
  1525. oh->mux->pads_dynamic)))
  1526. omap_hwmod_mux(oh->mux, _HWMOD_STATE_ENABLED);
  1527. _add_initiator_dep(oh, mpu_oh);
  1528. if (oh->clkdm) {
  1529. /*
  1530. * A clockdomain must be in SW_SUP before enabling
  1531. * completely the module. The clockdomain can be set
  1532. * in HW_AUTO only when the module become ready.
  1533. */
  1534. hwsup = clkdm_in_hwsup(oh->clkdm);
  1535. r = clkdm_hwmod_enable(oh->clkdm, oh);
  1536. if (r) {
  1537. WARN(1, "omap_hwmod: %s: could not enable clockdomain %s: %d\n",
  1538. oh->name, oh->clkdm->name, r);
  1539. return r;
  1540. }
  1541. }
  1542. _enable_clocks(oh);
  1543. _enable_module(oh);
  1544. r = _wait_target_ready(oh);
  1545. if (!r) {
  1546. /*
  1547. * Set the clockdomain to HW_AUTO only if the target is ready,
  1548. * assuming that the previous state was HW_AUTO
  1549. */
  1550. if (oh->clkdm && hwsup)
  1551. clkdm_allow_idle(oh->clkdm);
  1552. oh->_state = _HWMOD_STATE_ENABLED;
  1553. /* Access the sysconfig only if the target is ready */
  1554. if (oh->class->sysc) {
  1555. if (!(oh->_int_flags & _HWMOD_SYSCONFIG_LOADED))
  1556. _update_sysc_cache(oh);
  1557. _enable_sysc(oh);
  1558. }
  1559. } else {
  1560. _disable_clocks(oh);
  1561. pr_debug("omap_hwmod: %s: _wait_target_ready: %d\n",
  1562. oh->name, r);
  1563. if (oh->clkdm)
  1564. clkdm_hwmod_disable(oh->clkdm, oh);
  1565. }
  1566. return r;
  1567. }
  1568. /**
  1569. * _idle - idle an omap_hwmod
  1570. * @oh: struct omap_hwmod *
  1571. *
  1572. * Idles an omap_hwmod @oh. This should be called once the hwmod has
  1573. * no further work. Returns -EINVAL if the hwmod is in the wrong
  1574. * state or returns 0.
  1575. */
  1576. static int _idle(struct omap_hwmod *oh)
  1577. {
  1578. pr_debug("omap_hwmod: %s: idling\n", oh->name);
  1579. if (oh->_state != _HWMOD_STATE_ENABLED) {
  1580. WARN(1, "omap_hwmod: %s: idle state can only be entered from enabled state\n",
  1581. oh->name);
  1582. return -EINVAL;
  1583. }
  1584. if (_are_any_hardreset_lines_asserted(oh))
  1585. return 0;
  1586. if (oh->class->sysc)
  1587. _idle_sysc(oh);
  1588. _del_initiator_dep(oh, mpu_oh);
  1589. _omap4_disable_module(oh);
  1590. /*
  1591. * The module must be in idle mode before disabling any parents
  1592. * clocks. Otherwise, the parent clock might be disabled before
  1593. * the module transition is done, and thus will prevent the
  1594. * transition to complete properly.
  1595. */
  1596. _disable_clocks(oh);
  1597. if (oh->clkdm)
  1598. clkdm_hwmod_disable(oh->clkdm, oh);
  1599. /* Mux pins for device idle if populated */
  1600. if (oh->mux && oh->mux->pads_dynamic)
  1601. omap_hwmod_mux(oh->mux, _HWMOD_STATE_IDLE);
  1602. oh->_state = _HWMOD_STATE_IDLE;
  1603. return 0;
  1604. }
  1605. /**
  1606. * omap_hwmod_set_ocp_autoidle - set the hwmod's OCP autoidle bit
  1607. * @oh: struct omap_hwmod *
  1608. * @autoidle: desired AUTOIDLE bitfield value (0 or 1)
  1609. *
  1610. * Sets the IP block's OCP autoidle bit in hardware, and updates our
  1611. * local copy. Intended to be used by drivers that require
  1612. * direct manipulation of the AUTOIDLE bits.
  1613. * Returns -EINVAL if @oh is null or is not in the ENABLED state, or passes
  1614. * along the return value from _set_module_autoidle().
  1615. *
  1616. * Any users of this function should be scrutinized carefully.
  1617. */
  1618. int omap_hwmod_set_ocp_autoidle(struct omap_hwmod *oh, u8 autoidle)
  1619. {
  1620. u32 v;
  1621. int retval = 0;
  1622. unsigned long flags;
  1623. if (!oh || oh->_state != _HWMOD_STATE_ENABLED)
  1624. return -EINVAL;
  1625. spin_lock_irqsave(&oh->_lock, flags);
  1626. v = oh->_sysc_cache;
  1627. retval = _set_module_autoidle(oh, autoidle, &v);
  1628. if (!retval)
  1629. _write_sysconfig(v, oh);
  1630. spin_unlock_irqrestore(&oh->_lock, flags);
  1631. return retval;
  1632. }
  1633. /**
  1634. * _shutdown - shutdown an omap_hwmod
  1635. * @oh: struct omap_hwmod *
  1636. *
  1637. * Shut down an omap_hwmod @oh. This should be called when the driver
  1638. * used for the hwmod is removed or unloaded or if the driver is not
  1639. * used by the system. Returns -EINVAL if the hwmod is in the wrong
  1640. * state or returns 0.
  1641. */
  1642. static int _shutdown(struct omap_hwmod *oh)
  1643. {
  1644. int ret, i;
  1645. u8 prev_state;
  1646. if (oh->_state != _HWMOD_STATE_IDLE &&
  1647. oh->_state != _HWMOD_STATE_ENABLED) {
  1648. WARN(1, "omap_hwmod: %s: disabled state can only be entered from idle, or enabled state\n",
  1649. oh->name);
  1650. return -EINVAL;
  1651. }
  1652. if (_are_any_hardreset_lines_asserted(oh))
  1653. return 0;
  1654. pr_debug("omap_hwmod: %s: disabling\n", oh->name);
  1655. if (oh->class->pre_shutdown) {
  1656. prev_state = oh->_state;
  1657. if (oh->_state == _HWMOD_STATE_IDLE)
  1658. _enable(oh);
  1659. ret = oh->class->pre_shutdown(oh);
  1660. if (ret) {
  1661. if (prev_state == _HWMOD_STATE_IDLE)
  1662. _idle(oh);
  1663. return ret;
  1664. }
  1665. }
  1666. if (oh->class->sysc) {
  1667. if (oh->_state == _HWMOD_STATE_IDLE)
  1668. _enable(oh);
  1669. _shutdown_sysc(oh);
  1670. }
  1671. /* clocks and deps are already disabled in idle */
  1672. if (oh->_state == _HWMOD_STATE_ENABLED) {
  1673. _del_initiator_dep(oh, mpu_oh);
  1674. /* XXX what about the other system initiators here? dma, dsp */
  1675. _omap4_disable_module(oh);
  1676. _disable_clocks(oh);
  1677. if (oh->clkdm)
  1678. clkdm_hwmod_disable(oh->clkdm, oh);
  1679. }
  1680. /* XXX Should this code also force-disable the optional clocks? */
  1681. for (i = 0; i < oh->rst_lines_cnt; i++)
  1682. _assert_hardreset(oh, oh->rst_lines[i].name);
  1683. /* Mux pins to safe mode or use populated off mode values */
  1684. if (oh->mux)
  1685. omap_hwmod_mux(oh->mux, _HWMOD_STATE_DISABLED);
  1686. oh->_state = _HWMOD_STATE_DISABLED;
  1687. return 0;
  1688. }
  1689. /**
  1690. * _init_mpu_rt_base - populate the virtual address for a hwmod
  1691. * @oh: struct omap_hwmod * to locate the virtual address
  1692. *
  1693. * Cache the virtual address used by the MPU to access this IP block's
  1694. * registers. This address is needed early so the OCP registers that
  1695. * are part of the device's address space can be ioremapped properly.
  1696. * No return value.
  1697. */
  1698. static void __init _init_mpu_rt_base(struct omap_hwmod *oh, void *data)
  1699. {
  1700. struct omap_hwmod_addr_space *mem;
  1701. void __iomem *va_start;
  1702. if (!oh)
  1703. return;
  1704. _save_mpu_port_index(oh);
  1705. if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
  1706. return;
  1707. mem = _find_mpu_rt_addr_space(oh);
  1708. if (!mem) {
  1709. pr_debug("omap_hwmod: %s: no MPU register target found\n",
  1710. oh->name);
  1711. return;
  1712. }
  1713. va_start = ioremap(mem->pa_start, mem->pa_end - mem->pa_start);
  1714. if (!va_start) {
  1715. pr_err("omap_hwmod: %s: Could not ioremap\n", oh->name);
  1716. return;
  1717. }
  1718. pr_debug("omap_hwmod: %s: MPU register target at va %p\n",
  1719. oh->name, va_start);
  1720. oh->_mpu_rt_va = va_start;
  1721. }
  1722. /**
  1723. * _init - initialize internal data for the hwmod @oh
  1724. * @oh: struct omap_hwmod *
  1725. * @n: (unused)
  1726. *
  1727. * Look up the clocks and the address space used by the MPU to access
  1728. * registers belonging to the hwmod @oh. @oh must already be
  1729. * registered at this point. This is the first of two phases for
  1730. * hwmod initialization. Code called here does not touch any hardware
  1731. * registers, it simply prepares internal data structures. Returns 0
  1732. * upon success or if the hwmod isn't registered, or -EINVAL upon
  1733. * failure.
  1734. */
  1735. static int __init _init(struct omap_hwmod *oh, void *data)
  1736. {
  1737. int r;
  1738. if (oh->_state != _HWMOD_STATE_REGISTERED)
  1739. return 0;
  1740. _init_mpu_rt_base(oh, NULL);
  1741. r = _init_clocks(oh, NULL);
  1742. if (IS_ERR_VALUE(r)) {
  1743. WARN(1, "omap_hwmod: %s: couldn't init clocks\n", oh->name);
  1744. return -EINVAL;
  1745. }
  1746. oh->_state = _HWMOD_STATE_INITIALIZED;
  1747. return 0;
  1748. }
  1749. /**
  1750. * _setup_iclk_autoidle - configure an IP block's interface clocks
  1751. * @oh: struct omap_hwmod *
  1752. *
  1753. * Set up the module's interface clocks. XXX This function is still mostly
  1754. * a stub; implementing this properly requires iclk autoidle usecounting in
  1755. * the clock code. No return value.
  1756. */
  1757. static void __init _setup_iclk_autoidle(struct omap_hwmod *oh)
  1758. {
  1759. struct omap_hwmod_ocp_if *os;
  1760. struct list_head *p;
  1761. int i = 0;
  1762. if (oh->_state != _HWMOD_STATE_INITIALIZED)
  1763. return;
  1764. p = oh->slave_ports.next;
  1765. while (i < oh->slaves_cnt) {
  1766. os = _fetch_next_ocp_if(&p, &i);
  1767. if (!os->_clk)
  1768. continue;
  1769. if (os->flags & OCPIF_SWSUP_IDLE) {
  1770. /* XXX omap_iclk_deny_idle(c); */
  1771. } else {
  1772. /* XXX omap_iclk_allow_idle(c); */
  1773. clk_enable(os->_clk);
  1774. }
  1775. }
  1776. return;
  1777. }
  1778. /**
  1779. * _setup_reset - reset an IP block during the setup process
  1780. * @oh: struct omap_hwmod *
  1781. *
  1782. * Reset the IP block corresponding to the hwmod @oh during the setup
  1783. * process. The IP block is first enabled so it can be successfully
  1784. * reset. Returns 0 upon success or a negative error code upon
  1785. * failure.
  1786. */
  1787. static int __init _setup_reset(struct omap_hwmod *oh)
  1788. {
  1789. int r;
  1790. if (oh->_state != _HWMOD_STATE_INITIALIZED)
  1791. return -EINVAL;
  1792. if (oh->rst_lines_cnt == 0) {
  1793. r = _enable(oh);
  1794. if (r) {
  1795. pr_warning("omap_hwmod: %s: cannot be enabled for reset (%d)\n",
  1796. oh->name, oh->_state);
  1797. return -EINVAL;
  1798. }
  1799. }
  1800. if (!(oh->flags & HWMOD_INIT_NO_RESET))
  1801. r = _reset(oh);
  1802. return r;
  1803. }
  1804. /**
  1805. * _setup_postsetup - transition to the appropriate state after _setup
  1806. * @oh: struct omap_hwmod *
  1807. *
  1808. * Place an IP block represented by @oh into a "post-setup" state --
  1809. * either IDLE, ENABLED, or DISABLED. ("post-setup" simply means that
  1810. * this function is called at the end of _setup().) The postsetup
  1811. * state for an IP block can be changed by calling
  1812. * omap_hwmod_enter_postsetup_state() early in the boot process,
  1813. * before one of the omap_hwmod_setup*() functions are called for the
  1814. * IP block.
  1815. *
  1816. * The IP block stays in this state until a PM runtime-based driver is
  1817. * loaded for that IP block. A post-setup state of IDLE is
  1818. * appropriate for almost all IP blocks with runtime PM-enabled
  1819. * drivers, since those drivers are able to enable the IP block. A
  1820. * post-setup state of ENABLED is appropriate for kernels with PM
  1821. * runtime disabled. The DISABLED state is appropriate for unusual IP
  1822. * blocks such as the MPU WDTIMER on kernels without WDTIMER drivers
  1823. * included, since the WDTIMER starts running on reset and will reset
  1824. * the MPU if left active.
  1825. *
  1826. * This post-setup mechanism is deprecated. Once all of the OMAP
  1827. * drivers have been converted to use PM runtime, and all of the IP
  1828. * block data and interconnect data is available to the hwmod code, it
  1829. * should be possible to replace this mechanism with a "lazy reset"
  1830. * arrangement. In a "lazy reset" setup, each IP block is enabled
  1831. * when the driver first probes, then all remaining IP blocks without
  1832. * drivers are either shut down or enabled after the drivers have
  1833. * loaded. However, this cannot take place until the above
  1834. * preconditions have been met, since otherwise the late reset code
  1835. * has no way of knowing which IP blocks are in use by drivers, and
  1836. * which ones are unused.
  1837. *
  1838. * No return value.
  1839. */
  1840. static void __init _setup_postsetup(struct omap_hwmod *oh)
  1841. {
  1842. u8 postsetup_state;
  1843. if (oh->rst_lines_cnt > 0)
  1844. return;
  1845. postsetup_state = oh->_postsetup_state;
  1846. if (postsetup_state == _HWMOD_STATE_UNKNOWN)
  1847. postsetup_state = _HWMOD_STATE_ENABLED;
  1848. /*
  1849. * XXX HWMOD_INIT_NO_IDLE does not belong in hwmod data -
  1850. * it should be set by the core code as a runtime flag during startup
  1851. */
  1852. if ((oh->flags & HWMOD_INIT_NO_IDLE) &&
  1853. (postsetup_state == _HWMOD_STATE_IDLE)) {
  1854. oh->_int_flags |= _HWMOD_SKIP_ENABLE;
  1855. postsetup_state = _HWMOD_STATE_ENABLED;
  1856. }
  1857. if (postsetup_state == _HWMOD_STATE_IDLE)
  1858. _idle(oh);
  1859. else if (postsetup_state == _HWMOD_STATE_DISABLED)
  1860. _shutdown(oh);
  1861. else if (postsetup_state != _HWMOD_STATE_ENABLED)
  1862. WARN(1, "hwmod: %s: unknown postsetup state %d! defaulting to enabled\n",
  1863. oh->name, postsetup_state);
  1864. return;
  1865. }
  1866. /**
  1867. * _setup - prepare IP block hardware for use
  1868. * @oh: struct omap_hwmod *
  1869. * @n: (unused, pass NULL)
  1870. *
  1871. * Configure the IP block represented by @oh. This may include
  1872. * enabling the IP block, resetting it, and placing it into a
  1873. * post-setup state, depending on the type of IP block and applicable
  1874. * flags. IP blocks are reset to prevent any previous configuration
  1875. * by the bootloader or previous operating system from interfering
  1876. * with power management or other parts of the system. The reset can
  1877. * be avoided; see omap_hwmod_no_setup_reset(). This is the second of
  1878. * two phases for hwmod initialization. Code called here generally
  1879. * affects the IP block hardware, or system integration hardware
  1880. * associated with the IP block. Returns 0.
  1881. */
  1882. static int __init _setup(struct omap_hwmod *oh, void *data)
  1883. {
  1884. if (oh->_state != _HWMOD_STATE_INITIALIZED)
  1885. return 0;
  1886. _setup_iclk_autoidle(oh);
  1887. if (!_setup_reset(oh))
  1888. _setup_postsetup(oh);
  1889. return 0;
  1890. }
  1891. /**
  1892. * _register - register a struct omap_hwmod
  1893. * @oh: struct omap_hwmod *
  1894. *
  1895. * Registers the omap_hwmod @oh. Returns -EEXIST if an omap_hwmod
  1896. * already has been registered by the same name; -EINVAL if the
  1897. * omap_hwmod is in the wrong state, if @oh is NULL, if the
  1898. * omap_hwmod's class field is NULL; if the omap_hwmod is missing a
  1899. * name, or if the omap_hwmod's class is missing a name; or 0 upon
  1900. * success.
  1901. *
  1902. * XXX The data should be copied into bootmem, so the original data
  1903. * should be marked __initdata and freed after init. This would allow
  1904. * unneeded omap_hwmods to be freed on multi-OMAP configurations. Note
  1905. * that the copy process would be relatively complex due to the large number
  1906. * of substructures.
  1907. */
  1908. static int __init _register(struct omap_hwmod *oh)
  1909. {
  1910. if (!oh || !oh->name || !oh->class || !oh->class->name ||
  1911. (oh->_state != _HWMOD_STATE_UNKNOWN))
  1912. return -EINVAL;
  1913. pr_debug("omap_hwmod: %s: registering\n", oh->name);
  1914. if (_lookup(oh->name))
  1915. return -EEXIST;
  1916. list_add_tail(&oh->node, &omap_hwmod_list);
  1917. INIT_LIST_HEAD(&oh->master_ports);
  1918. INIT_LIST_HEAD(&oh->slave_ports);
  1919. spin_lock_init(&oh->_lock);
  1920. oh->_state = _HWMOD_STATE_REGISTERED;
  1921. /*
  1922. * XXX Rather than doing a strcmp(), this should test a flag
  1923. * set in the hwmod data, inserted by the autogenerator code.
  1924. */
  1925. if (!strcmp(oh->name, MPU_INITIATOR_NAME))
  1926. mpu_oh = oh;
  1927. return 0;
  1928. }
  1929. /**
  1930. * _alloc_links - return allocated memory for hwmod links
  1931. * @ml: pointer to a struct omap_hwmod_link * for the master link
  1932. * @sl: pointer to a struct omap_hwmod_link * for the slave link
  1933. *
  1934. * Return pointers to two struct omap_hwmod_link records, via the
  1935. * addresses pointed to by @ml and @sl. Will first attempt to return
  1936. * memory allocated as part of a large initial block, but if that has
  1937. * been exhausted, will allocate memory itself. Since ideally this
  1938. * second allocation path will never occur, the number of these
  1939. * 'supplemental' allocations will be logged when debugging is
  1940. * enabled. Returns 0.
  1941. */
  1942. static int __init _alloc_links(struct omap_hwmod_link **ml,
  1943. struct omap_hwmod_link **sl)
  1944. {
  1945. unsigned int sz;
  1946. if ((free_ls + LINKS_PER_OCP_IF) <= max_ls) {
  1947. *ml = &linkspace[free_ls++];
  1948. *sl = &linkspace[free_ls++];
  1949. return 0;
  1950. }
  1951. sz = sizeof(struct omap_hwmod_link) * LINKS_PER_OCP_IF;
  1952. *sl = NULL;
  1953. *ml = alloc_bootmem(sz);
  1954. memset(*ml, 0, sz);
  1955. *sl = (void *)(*ml) + sizeof(struct omap_hwmod_link);
  1956. ls_supp++;
  1957. pr_debug("omap_hwmod: supplemental link allocations needed: %d\n",
  1958. ls_supp * LINKS_PER_OCP_IF);
  1959. return 0;
  1960. };
  1961. /**
  1962. * _add_link - add an interconnect between two IP blocks
  1963. * @oi: pointer to a struct omap_hwmod_ocp_if record
  1964. *
  1965. * Add struct omap_hwmod_link records connecting the master IP block
  1966. * specified in @oi->master to @oi, and connecting the slave IP block
  1967. * specified in @oi->slave to @oi. This code is assumed to run before
  1968. * preemption or SMP has been enabled, thus avoiding the need for
  1969. * locking in this code. Changes to this assumption will require
  1970. * additional locking. Returns 0.
  1971. */
  1972. static int __init _add_link(struct omap_hwmod_ocp_if *oi)
  1973. {
  1974. struct omap_hwmod_link *ml, *sl;
  1975. pr_debug("omap_hwmod: %s -> %s: adding link\n", oi->master->name,
  1976. oi->slave->name);
  1977. _alloc_links(&ml, &sl);
  1978. ml->ocp_if = oi;
  1979. INIT_LIST_HEAD(&ml->node);
  1980. list_add(&ml->node, &oi->master->master_ports);
  1981. oi->master->masters_cnt++;
  1982. sl->ocp_if = oi;
  1983. INIT_LIST_HEAD(&sl->node);
  1984. list_add(&sl->node, &oi->slave->slave_ports);
  1985. oi->slave->slaves_cnt++;
  1986. return 0;
  1987. }
  1988. /**
  1989. * _register_link - register a struct omap_hwmod_ocp_if
  1990. * @oi: struct omap_hwmod_ocp_if *
  1991. *
  1992. * Registers the omap_hwmod_ocp_if record @oi. Returns -EEXIST if it
  1993. * has already been registered; -EINVAL if @oi is NULL or if the
  1994. * record pointed to by @oi is missing required fields; or 0 upon
  1995. * success.
  1996. *
  1997. * XXX The data should be copied into bootmem, so the original data
  1998. * should be marked __initdata and freed after init. This would allow
  1999. * unneeded omap_hwmods to be freed on multi-OMAP configurations.
  2000. */
  2001. static int __init _register_link(struct omap_hwmod_ocp_if *oi)
  2002. {
  2003. if (!oi || !oi->master || !oi->slave || !oi->user)
  2004. return -EINVAL;
  2005. if (oi->_int_flags & _OCPIF_INT_FLAGS_REGISTERED)
  2006. return -EEXIST;
  2007. pr_debug("omap_hwmod: registering link from %s to %s\n",
  2008. oi->master->name, oi->slave->name);
  2009. /*
  2010. * Register the connected hwmods, if they haven't been
  2011. * registered already
  2012. */
  2013. if (oi->master->_state != _HWMOD_STATE_REGISTERED)
  2014. _register(oi->master);
  2015. if (oi->slave->_state != _HWMOD_STATE_REGISTERED)
  2016. _register(oi->slave);
  2017. _add_link(oi);
  2018. oi->_int_flags |= _OCPIF_INT_FLAGS_REGISTERED;
  2019. return 0;
  2020. }
  2021. /**
  2022. * _alloc_linkspace - allocate large block of hwmod links
  2023. * @ois: pointer to an array of struct omap_hwmod_ocp_if records to count
  2024. *
  2025. * Allocate a large block of struct omap_hwmod_link records. This
  2026. * improves boot time significantly by avoiding the need to allocate
  2027. * individual records one by one. If the number of records to
  2028. * allocate in the block hasn't been manually specified, this function
  2029. * will count the number of struct omap_hwmod_ocp_if records in @ois
  2030. * and use that to determine the allocation size. For SoC families
  2031. * that require multiple list registrations, such as OMAP3xxx, this
  2032. * estimation process isn't optimal, so manual estimation is advised
  2033. * in those cases. Returns -EEXIST if the allocation has already occurred
  2034. * or 0 upon success.
  2035. */
  2036. static int __init _alloc_linkspace(struct omap_hwmod_ocp_if **ois)
  2037. {
  2038. unsigned int i = 0;
  2039. unsigned int sz;
  2040. if (linkspace) {
  2041. WARN(1, "linkspace already allocated\n");
  2042. return -EEXIST;
  2043. }
  2044. if (max_ls == 0)
  2045. while (ois[i++])
  2046. max_ls += LINKS_PER_OCP_IF;
  2047. sz = sizeof(struct omap_hwmod_link) * max_ls;
  2048. pr_debug("omap_hwmod: %s: allocating %d byte linkspace (%d links)\n",
  2049. __func__, sz, max_ls);
  2050. linkspace = alloc_bootmem(sz);
  2051. memset(linkspace, 0, sz);
  2052. return 0;
  2053. }
  2054. /* Public functions */
  2055. u32 omap_hwmod_read(struct omap_hwmod *oh, u16 reg_offs)
  2056. {
  2057. if (oh->flags & HWMOD_16BIT_REG)
  2058. return __raw_readw(oh->_mpu_rt_va + reg_offs);
  2059. else
  2060. return __raw_readl(oh->_mpu_rt_va + reg_offs);
  2061. }
  2062. void omap_hwmod_write(u32 v, struct omap_hwmod *oh, u16 reg_offs)
  2063. {
  2064. if (oh->flags & HWMOD_16BIT_REG)
  2065. __raw_writew(v, oh->_mpu_rt_va + reg_offs);
  2066. else
  2067. __raw_writel(v, oh->_mpu_rt_va + reg_offs);
  2068. }
  2069. /**
  2070. * omap_hwmod_softreset - reset a module via SYSCONFIG.SOFTRESET bit
  2071. * @oh: struct omap_hwmod *
  2072. *
  2073. * This is a public function exposed to drivers. Some drivers may need to do
  2074. * some settings before and after resetting the device. Those drivers after
  2075. * doing the necessary settings could use this function to start a reset by
  2076. * setting the SYSCONFIG.SOFTRESET bit.
  2077. */
  2078. int omap_hwmod_softreset(struct omap_hwmod *oh)
  2079. {
  2080. u32 v;
  2081. int ret;
  2082. if (!oh || !(oh->_sysc_cache))
  2083. return -EINVAL;
  2084. v = oh->_sysc_cache;
  2085. ret = _set_softreset(oh, &v);
  2086. if (ret)
  2087. goto error;
  2088. _write_sysconfig(v, oh);
  2089. error:
  2090. return ret;
  2091. }
  2092. /**
  2093. * omap_hwmod_set_slave_idlemode - set the hwmod's OCP slave idlemode
  2094. * @oh: struct omap_hwmod *
  2095. * @idlemode: SIDLEMODE field bits (shifted to bit 0)
  2096. *
  2097. * Sets the IP block's OCP slave idlemode in hardware, and updates our
  2098. * local copy. Intended to be used by drivers that have some erratum
  2099. * that requires direct manipulation of the SIDLEMODE bits. Returns
  2100. * -EINVAL if @oh is null, or passes along the return value from
  2101. * _set_slave_idlemode().
  2102. *
  2103. * XXX Does this function have any current users? If not, we should
  2104. * remove it; it is better to let the rest of the hwmod code handle this.
  2105. * Any users of this function should be scrutinized carefully.
  2106. */
  2107. int omap_hwmod_set_slave_idlemode(struct omap_hwmod *oh, u8 idlemode)
  2108. {
  2109. u32 v;
  2110. int retval = 0;
  2111. if (!oh)
  2112. return -EINVAL;
  2113. v = oh->_sysc_cache;
  2114. retval = _set_slave_idlemode(oh, idlemode, &v);
  2115. if (!retval)
  2116. _write_sysconfig(v, oh);
  2117. return retval;
  2118. }
  2119. /**
  2120. * omap_hwmod_lookup - look up a registered omap_hwmod by name
  2121. * @name: name of the omap_hwmod to look up
  2122. *
  2123. * Given a @name of an omap_hwmod, return a pointer to the registered
  2124. * struct omap_hwmod *, or NULL upon error.
  2125. */
  2126. struct omap_hwmod *omap_hwmod_lookup(const char *name)
  2127. {
  2128. struct omap_hwmod *oh;
  2129. if (!name)
  2130. return NULL;
  2131. oh = _lookup(name);
  2132. return oh;
  2133. }
  2134. /**
  2135. * omap_hwmod_for_each - call function for each registered omap_hwmod
  2136. * @fn: pointer to a callback function
  2137. * @data: void * data to pass to callback function
  2138. *
  2139. * Call @fn for each registered omap_hwmod, passing @data to each
  2140. * function. @fn must return 0 for success or any other value for
  2141. * failure. If @fn returns non-zero, the iteration across omap_hwmods
  2142. * will stop and the non-zero return value will be passed to the
  2143. * caller of omap_hwmod_for_each(). @fn is called with
  2144. * omap_hwmod_for_each() held.
  2145. */
  2146. int omap_hwmod_for_each(int (*fn)(struct omap_hwmod *oh, void *data),
  2147. void *data)
  2148. {
  2149. struct omap_hwmod *temp_oh;
  2150. int ret = 0;
  2151. if (!fn)
  2152. return -EINVAL;
  2153. list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
  2154. ret = (*fn)(temp_oh, data);
  2155. if (ret)
  2156. break;
  2157. }
  2158. return ret;
  2159. }
  2160. /**
  2161. * omap_hwmod_register_links - register an array of hwmod links
  2162. * @ois: pointer to an array of omap_hwmod_ocp_if to register
  2163. *
  2164. * Intended to be called early in boot before the clock framework is
  2165. * initialized. If @ois is not null, will register all omap_hwmods
  2166. * listed in @ois that are valid for this chip. Returns 0.
  2167. */
  2168. int __init omap_hwmod_register_links(struct omap_hwmod_ocp_if **ois)
  2169. {
  2170. int r, i;
  2171. if (!ois)
  2172. return 0;
  2173. if (!linkspace) {
  2174. if (_alloc_linkspace(ois)) {
  2175. pr_err("omap_hwmod: could not allocate link space\n");
  2176. return -ENOMEM;
  2177. }
  2178. }
  2179. i = 0;
  2180. do {
  2181. r = _register_link(ois[i]);
  2182. WARN(r && r != -EEXIST,
  2183. "omap_hwmod: _register_link(%s -> %s) returned %d\n",
  2184. ois[i]->master->name, ois[i]->slave->name, r);
  2185. } while (ois[++i]);
  2186. return 0;
  2187. }
  2188. /**
  2189. * _ensure_mpu_hwmod_is_setup - ensure the MPU SS hwmod is init'ed and set up
  2190. * @oh: pointer to the hwmod currently being set up (usually not the MPU)
  2191. *
  2192. * If the hwmod data corresponding to the MPU subsystem IP block
  2193. * hasn't been initialized and set up yet, do so now. This must be
  2194. * done first since sleep dependencies may be added from other hwmods
  2195. * to the MPU. Intended to be called only by omap_hwmod_setup*(). No
  2196. * return value.
  2197. */
  2198. static void __init _ensure_mpu_hwmod_is_setup(struct omap_hwmod *oh)
  2199. {
  2200. if (!mpu_oh || mpu_oh->_state == _HWMOD_STATE_UNKNOWN)
  2201. pr_err("omap_hwmod: %s: MPU initiator hwmod %s not yet registered\n",
  2202. __func__, MPU_INITIATOR_NAME);
  2203. else if (mpu_oh->_state == _HWMOD_STATE_REGISTERED && oh != mpu_oh)
  2204. omap_hwmod_setup_one(MPU_INITIATOR_NAME);
  2205. }
  2206. /**
  2207. * omap_hwmod_setup_one - set up a single hwmod
  2208. * @oh_name: const char * name of the already-registered hwmod to set up
  2209. *
  2210. * Initialize and set up a single hwmod. Intended to be used for a
  2211. * small number of early devices, such as the timer IP blocks used for
  2212. * the scheduler clock. Must be called after omap2_clk_init().
  2213. * Resolves the struct clk names to struct clk pointers for each
  2214. * registered omap_hwmod. Also calls _setup() on each hwmod. Returns
  2215. * -EINVAL upon error or 0 upon success.
  2216. */
  2217. int __init omap_hwmod_setup_one(const char *oh_name)
  2218. {
  2219. struct omap_hwmod *oh;
  2220. pr_debug("omap_hwmod: %s: %s\n", oh_name, __func__);
  2221. oh = _lookup(oh_name);
  2222. if (!oh) {
  2223. WARN(1, "omap_hwmod: %s: hwmod not yet registered\n", oh_name);
  2224. return -EINVAL;
  2225. }
  2226. _ensure_mpu_hwmod_is_setup(oh);
  2227. _init(oh, NULL);
  2228. _setup(oh, NULL);
  2229. return 0;
  2230. }
  2231. /**
  2232. * omap_hwmod_setup_all - set up all registered IP blocks
  2233. *
  2234. * Initialize and set up all IP blocks registered with the hwmod code.
  2235. * Must be called after omap2_clk_init(). Resolves the struct clk
  2236. * names to struct clk pointers for each registered omap_hwmod. Also
  2237. * calls _setup() on each hwmod. Returns 0 upon success.
  2238. */
  2239. static int __init omap_hwmod_setup_all(void)
  2240. {
  2241. _ensure_mpu_hwmod_is_setup(NULL);
  2242. omap_hwmod_for_each(_init, NULL);
  2243. omap_hwmod_for_each(_setup, NULL);
  2244. return 0;
  2245. }
  2246. core_initcall(omap_hwmod_setup_all);
  2247. /**
  2248. * omap_hwmod_enable - enable an omap_hwmod
  2249. * @oh: struct omap_hwmod *
  2250. *
  2251. * Enable an omap_hwmod @oh. Intended to be called by omap_device_enable().
  2252. * Returns -EINVAL on error or passes along the return value from _enable().
  2253. */
  2254. int omap_hwmod_enable(struct omap_hwmod *oh)
  2255. {
  2256. int r;
  2257. unsigned long flags;
  2258. if (!oh)
  2259. return -EINVAL;
  2260. spin_lock_irqsave(&oh->_lock, flags);
  2261. r = _enable(oh);
  2262. spin_unlock_irqrestore(&oh->_lock, flags);
  2263. return r;
  2264. }
  2265. /**
  2266. * omap_hwmod_idle - idle an omap_hwmod
  2267. * @oh: struct omap_hwmod *
  2268. *
  2269. * Idle an omap_hwmod @oh. Intended to be called by omap_device_idle().
  2270. * Returns -EINVAL on error or passes along the return value from _idle().
  2271. */
  2272. int omap_hwmod_idle(struct omap_hwmod *oh)
  2273. {
  2274. unsigned long flags;
  2275. if (!oh)
  2276. return -EINVAL;
  2277. spin_lock_irqsave(&oh->_lock, flags);
  2278. _idle(oh);
  2279. spin_unlock_irqrestore(&oh->_lock, flags);
  2280. return 0;
  2281. }
  2282. /**
  2283. * omap_hwmod_shutdown - shutdown an omap_hwmod
  2284. * @oh: struct omap_hwmod *
  2285. *
  2286. * Shutdown an omap_hwmod @oh. Intended to be called by
  2287. * omap_device_shutdown(). Returns -EINVAL on error or passes along
  2288. * the return value from _shutdown().
  2289. */
  2290. int omap_hwmod_shutdown(struct omap_hwmod *oh)
  2291. {
  2292. unsigned long flags;
  2293. if (!oh)
  2294. return -EINVAL;
  2295. spin_lock_irqsave(&oh->_lock, flags);
  2296. _shutdown(oh);
  2297. spin_unlock_irqrestore(&oh->_lock, flags);
  2298. return 0;
  2299. }
  2300. /**
  2301. * omap_hwmod_enable_clocks - enable main_clk, all interface clocks
  2302. * @oh: struct omap_hwmod *oh
  2303. *
  2304. * Intended to be called by the omap_device code.
  2305. */
  2306. int omap_hwmod_enable_clocks(struct omap_hwmod *oh)
  2307. {
  2308. unsigned long flags;
  2309. spin_lock_irqsave(&oh->_lock, flags);
  2310. _enable_clocks(oh);
  2311. spin_unlock_irqrestore(&oh->_lock, flags);
  2312. return 0;
  2313. }
  2314. /**
  2315. * omap_hwmod_disable_clocks - disable main_clk, all interface clocks
  2316. * @oh: struct omap_hwmod *oh
  2317. *
  2318. * Intended to be called by the omap_device code.
  2319. */
  2320. int omap_hwmod_disable_clocks(struct omap_hwmod *oh)
  2321. {
  2322. unsigned long flags;
  2323. spin_lock_irqsave(&oh->_lock, flags);
  2324. _disable_clocks(oh);
  2325. spin_unlock_irqrestore(&oh->_lock, flags);
  2326. return 0;
  2327. }
  2328. /**
  2329. * omap_hwmod_ocp_barrier - wait for posted writes against the hwmod to complete
  2330. * @oh: struct omap_hwmod *oh
  2331. *
  2332. * Intended to be called by drivers and core code when all posted
  2333. * writes to a device must complete before continuing further
  2334. * execution (for example, after clearing some device IRQSTATUS
  2335. * register bits)
  2336. *
  2337. * XXX what about targets with multiple OCP threads?
  2338. */
  2339. void omap_hwmod_ocp_barrier(struct omap_hwmod *oh)
  2340. {
  2341. BUG_ON(!oh);
  2342. if (!oh->class->sysc || !oh->class->sysc->sysc_flags) {
  2343. WARN(1, "omap_device: %s: OCP barrier impossible due to device configuration\n",
  2344. oh->name);
  2345. return;
  2346. }
  2347. /*
  2348. * Forces posted writes to complete on the OCP thread handling
  2349. * register writes
  2350. */
  2351. omap_hwmod_read(oh, oh->class->sysc->sysc_offs);
  2352. }
  2353. /**
  2354. * omap_hwmod_reset - reset the hwmod
  2355. * @oh: struct omap_hwmod *
  2356. *
  2357. * Under some conditions, a driver may wish to reset the entire device.
  2358. * Called from omap_device code. Returns -EINVAL on error or passes along
  2359. * the return value from _reset().
  2360. */
  2361. int omap_hwmod_reset(struct omap_hwmod *oh)
  2362. {
  2363. int r;
  2364. unsigned long flags;
  2365. if (!oh)
  2366. return -EINVAL;
  2367. spin_lock_irqsave(&oh->_lock, flags);
  2368. r = _reset(oh);
  2369. spin_unlock_irqrestore(&oh->_lock, flags);
  2370. return r;
  2371. }
  2372. /*
  2373. * IP block data retrieval functions
  2374. */
  2375. /**
  2376. * omap_hwmod_count_resources - count number of struct resources needed by hwmod
  2377. * @oh: struct omap_hwmod *
  2378. * @res: pointer to the first element of an array of struct resource to fill
  2379. *
  2380. * Count the number of struct resource array elements necessary to
  2381. * contain omap_hwmod @oh resources. Intended to be called by code
  2382. * that registers omap_devices. Intended to be used to determine the
  2383. * size of a dynamically-allocated struct resource array, before
  2384. * calling omap_hwmod_fill_resources(). Returns the number of struct
  2385. * resource array elements needed.
  2386. *
  2387. * XXX This code is not optimized. It could attempt to merge adjacent
  2388. * resource IDs.
  2389. *
  2390. */
  2391. int omap_hwmod_count_resources(struct omap_hwmod *oh)
  2392. {
  2393. struct omap_hwmod_ocp_if *os;
  2394. struct list_head *p;
  2395. int ret;
  2396. int i = 0;
  2397. ret = _count_mpu_irqs(oh) + _count_sdma_reqs(oh);
  2398. p = oh->slave_ports.next;
  2399. while (i < oh->slaves_cnt) {
  2400. os = _fetch_next_ocp_if(&p, &i);
  2401. ret += _count_ocp_if_addr_spaces(os);
  2402. }
  2403. return ret;
  2404. }
  2405. /**
  2406. * omap_hwmod_fill_resources - fill struct resource array with hwmod data
  2407. * @oh: struct omap_hwmod *
  2408. * @res: pointer to the first element of an array of struct resource to fill
  2409. *
  2410. * Fill the struct resource array @res with resource data from the
  2411. * omap_hwmod @oh. Intended to be called by code that registers
  2412. * omap_devices. See also omap_hwmod_count_resources(). Returns the
  2413. * number of array elements filled.
  2414. */
  2415. int omap_hwmod_fill_resources(struct omap_hwmod *oh, struct resource *res)
  2416. {
  2417. struct omap_hwmod_ocp_if *os;
  2418. struct list_head *p;
  2419. int i, j, mpu_irqs_cnt, sdma_reqs_cnt, addr_cnt;
  2420. int r = 0;
  2421. /* For each IRQ, DMA, memory area, fill in array.*/
  2422. mpu_irqs_cnt = _count_mpu_irqs(oh);
  2423. for (i = 0; i < mpu_irqs_cnt; i++) {
  2424. (res + r)->name = (oh->mpu_irqs + i)->name;
  2425. (res + r)->start = (oh->mpu_irqs + i)->irq;
  2426. (res + r)->end = (oh->mpu_irqs + i)->irq;
  2427. (res + r)->flags = IORESOURCE_IRQ;
  2428. r++;
  2429. }
  2430. sdma_reqs_cnt = _count_sdma_reqs(oh);
  2431. for (i = 0; i < sdma_reqs_cnt; i++) {
  2432. (res + r)->name = (oh->sdma_reqs + i)->name;
  2433. (res + r)->start = (oh->sdma_reqs + i)->dma_req;
  2434. (res + r)->end = (oh->sdma_reqs + i)->dma_req;
  2435. (res + r)->flags = IORESOURCE_DMA;
  2436. r++;
  2437. }
  2438. p = oh->slave_ports.next;
  2439. i = 0;
  2440. while (i < oh->slaves_cnt) {
  2441. os = _fetch_next_ocp_if(&p, &i);
  2442. addr_cnt = _count_ocp_if_addr_spaces(os);
  2443. for (j = 0; j < addr_cnt; j++) {
  2444. (res + r)->name = (os->addr + j)->name;
  2445. (res + r)->start = (os->addr + j)->pa_start;
  2446. (res + r)->end = (os->addr + j)->pa_end;
  2447. (res + r)->flags = IORESOURCE_MEM;
  2448. r++;
  2449. }
  2450. }
  2451. return r;
  2452. }
  2453. /**
  2454. * omap_hwmod_get_resource_byname - fetch IP block integration data by name
  2455. * @oh: struct omap_hwmod * to operate on
  2456. * @type: one of the IORESOURCE_* constants from include/linux/ioport.h
  2457. * @name: pointer to the name of the data to fetch (optional)
  2458. * @rsrc: pointer to a struct resource, allocated by the caller
  2459. *
  2460. * Retrieve MPU IRQ, SDMA request line, or address space start/end
  2461. * data for the IP block pointed to by @oh. The data will be filled
  2462. * into a struct resource record pointed to by @rsrc. The struct
  2463. * resource must be allocated by the caller. When @name is non-null,
  2464. * the data associated with the matching entry in the IRQ/SDMA/address
  2465. * space hwmod data arrays will be returned. If @name is null, the
  2466. * first array entry will be returned. Data order is not meaningful
  2467. * in hwmod data, so callers are strongly encouraged to use a non-null
  2468. * @name whenever possible to avoid unpredictable effects if hwmod
  2469. * data is later added that causes data ordering to change. This
  2470. * function is only intended for use by OMAP core code. Device
  2471. * drivers should not call this function - the appropriate bus-related
  2472. * data accessor functions should be used instead. Returns 0 upon
  2473. * success or a negative error code upon error.
  2474. */
  2475. int omap_hwmod_get_resource_byname(struct omap_hwmod *oh, unsigned int type,
  2476. const char *name, struct resource *rsrc)
  2477. {
  2478. int r;
  2479. unsigned int irq, dma;
  2480. u32 pa_start, pa_end;
  2481. if (!oh || !rsrc)
  2482. return -EINVAL;
  2483. if (type == IORESOURCE_IRQ) {
  2484. r = _get_mpu_irq_by_name(oh, name, &irq);
  2485. if (r)
  2486. return r;
  2487. rsrc->start = irq;
  2488. rsrc->end = irq;
  2489. } else if (type == IORESOURCE_DMA) {
  2490. r = _get_sdma_req_by_name(oh, name, &dma);
  2491. if (r)
  2492. return r;
  2493. rsrc->start = dma;
  2494. rsrc->end = dma;
  2495. } else if (type == IORESOURCE_MEM) {
  2496. r = _get_addr_space_by_name(oh, name, &pa_start, &pa_end);
  2497. if (r)
  2498. return r;
  2499. rsrc->start = pa_start;
  2500. rsrc->end = pa_end;
  2501. } else {
  2502. return -EINVAL;
  2503. }
  2504. rsrc->flags = type;
  2505. rsrc->name = name;
  2506. return 0;
  2507. }
  2508. /**
  2509. * omap_hwmod_get_pwrdm - return pointer to this module's main powerdomain
  2510. * @oh: struct omap_hwmod *
  2511. *
  2512. * Return the powerdomain pointer associated with the OMAP module
  2513. * @oh's main clock. If @oh does not have a main clk, return the
  2514. * powerdomain associated with the interface clock associated with the
  2515. * module's MPU port. (XXX Perhaps this should use the SDMA port
  2516. * instead?) Returns NULL on error, or a struct powerdomain * on
  2517. * success.
  2518. */
  2519. struct powerdomain *omap_hwmod_get_pwrdm(struct omap_hwmod *oh)
  2520. {
  2521. struct clk *c;
  2522. struct omap_hwmod_ocp_if *oi;
  2523. if (!oh)
  2524. return NULL;
  2525. if (oh->_clk) {
  2526. c = oh->_clk;
  2527. } else {
  2528. oi = _find_mpu_rt_port(oh);
  2529. if (!oi)
  2530. return NULL;
  2531. c = oi->_clk;
  2532. }
  2533. if (!c->clkdm)
  2534. return NULL;
  2535. return c->clkdm->pwrdm.ptr;
  2536. }
  2537. /**
  2538. * omap_hwmod_get_mpu_rt_va - return the module's base address (for the MPU)
  2539. * @oh: struct omap_hwmod *
  2540. *
  2541. * Returns the virtual address corresponding to the beginning of the
  2542. * module's register target, in the address range that is intended to
  2543. * be used by the MPU. Returns the virtual address upon success or NULL
  2544. * upon error.
  2545. */
  2546. void __iomem *omap_hwmod_get_mpu_rt_va(struct omap_hwmod *oh)
  2547. {
  2548. if (!oh)
  2549. return NULL;
  2550. if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
  2551. return NULL;
  2552. if (oh->_state == _HWMOD_STATE_UNKNOWN)
  2553. return NULL;
  2554. return oh->_mpu_rt_va;
  2555. }
  2556. /**
  2557. * omap_hwmod_add_initiator_dep - add sleepdep from @init_oh to @oh
  2558. * @oh: struct omap_hwmod *
  2559. * @init_oh: struct omap_hwmod * (initiator)
  2560. *
  2561. * Add a sleep dependency between the initiator @init_oh and @oh.
  2562. * Intended to be called by DSP/Bridge code via platform_data for the
  2563. * DSP case; and by the DMA code in the sDMA case. DMA code, *Bridge
  2564. * code needs to add/del initiator dependencies dynamically
  2565. * before/after accessing a device. Returns the return value from
  2566. * _add_initiator_dep().
  2567. *
  2568. * XXX Keep a usecount in the clockdomain code
  2569. */
  2570. int omap_hwmod_add_initiator_dep(struct omap_hwmod *oh,
  2571. struct omap_hwmod *init_oh)
  2572. {
  2573. return _add_initiator_dep(oh, init_oh);
  2574. }
  2575. /*
  2576. * XXX what about functions for drivers to save/restore ocp_sysconfig
  2577. * for context save/restore operations?
  2578. */
  2579. /**
  2580. * omap_hwmod_del_initiator_dep - remove sleepdep from @init_oh to @oh
  2581. * @oh: struct omap_hwmod *
  2582. * @init_oh: struct omap_hwmod * (initiator)
  2583. *
  2584. * Remove a sleep dependency between the initiator @init_oh and @oh.
  2585. * Intended to be called by DSP/Bridge code via platform_data for the
  2586. * DSP case; and by the DMA code in the sDMA case. DMA code, *Bridge
  2587. * code needs to add/del initiator dependencies dynamically
  2588. * before/after accessing a device. Returns the return value from
  2589. * _del_initiator_dep().
  2590. *
  2591. * XXX Keep a usecount in the clockdomain code
  2592. */
  2593. int omap_hwmod_del_initiator_dep(struct omap_hwmod *oh,
  2594. struct omap_hwmod *init_oh)
  2595. {
  2596. return _del_initiator_dep(oh, init_oh);
  2597. }
  2598. /**
  2599. * omap_hwmod_enable_wakeup - allow device to wake up the system
  2600. * @oh: struct omap_hwmod *
  2601. *
  2602. * Sets the module OCP socket ENAWAKEUP bit to allow the module to
  2603. * send wakeups to the PRCM, and enable I/O ring wakeup events for
  2604. * this IP block if it has dynamic mux entries. Eventually this
  2605. * should set PRCM wakeup registers to cause the PRCM to receive
  2606. * wakeup events from the module. Does not set any wakeup routing
  2607. * registers beyond this point - if the module is to wake up any other
  2608. * module or subsystem, that must be set separately. Called by
  2609. * omap_device code. Returns -EINVAL on error or 0 upon success.
  2610. */
  2611. int omap_hwmod_enable_wakeup(struct omap_hwmod *oh)
  2612. {
  2613. unsigned long flags;
  2614. u32 v;
  2615. spin_lock_irqsave(&oh->_lock, flags);
  2616. if (oh->class->sysc &&
  2617. (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)) {
  2618. v = oh->_sysc_cache;
  2619. _enable_wakeup(oh, &v);
  2620. _write_sysconfig(v, oh);
  2621. }
  2622. _set_idle_ioring_wakeup(oh, true);
  2623. spin_unlock_irqrestore(&oh->_lock, flags);
  2624. return 0;
  2625. }
  2626. /**
  2627. * omap_hwmod_disable_wakeup - prevent device from waking the system
  2628. * @oh: struct omap_hwmod *
  2629. *
  2630. * Clears the module OCP socket ENAWAKEUP bit to prevent the module
  2631. * from sending wakeups to the PRCM, and disable I/O ring wakeup
  2632. * events for this IP block if it has dynamic mux entries. Eventually
  2633. * this should clear PRCM wakeup registers to cause the PRCM to ignore
  2634. * wakeup events from the module. Does not set any wakeup routing
  2635. * registers beyond this point - if the module is to wake up any other
  2636. * module or subsystem, that must be set separately. Called by
  2637. * omap_device code. Returns -EINVAL on error or 0 upon success.
  2638. */
  2639. int omap_hwmod_disable_wakeup(struct omap_hwmod *oh)
  2640. {
  2641. unsigned long flags;
  2642. u32 v;
  2643. spin_lock_irqsave(&oh->_lock, flags);
  2644. if (oh->class->sysc &&
  2645. (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)) {
  2646. v = oh->_sysc_cache;
  2647. _disable_wakeup(oh, &v);
  2648. _write_sysconfig(v, oh);
  2649. }
  2650. _set_idle_ioring_wakeup(oh, false);
  2651. spin_unlock_irqrestore(&oh->_lock, flags);
  2652. return 0;
  2653. }
  2654. /**
  2655. * omap_hwmod_assert_hardreset - assert the HW reset line of submodules
  2656. * contained in the hwmod module.
  2657. * @oh: struct omap_hwmod *
  2658. * @name: name of the reset line to lookup and assert
  2659. *
  2660. * Some IP like dsp, ipu or iva contain processor that require
  2661. * an HW reset line to be assert / deassert in order to enable fully
  2662. * the IP. Returns -EINVAL if @oh is null or if the operation is not
  2663. * yet supported on this OMAP; otherwise, passes along the return value
  2664. * from _assert_hardreset().
  2665. */
  2666. int omap_hwmod_assert_hardreset(struct omap_hwmod *oh, const char *name)
  2667. {
  2668. int ret;
  2669. unsigned long flags;
  2670. if (!oh)
  2671. return -EINVAL;
  2672. spin_lock_irqsave(&oh->_lock, flags);
  2673. ret = _assert_hardreset(oh, name);
  2674. spin_unlock_irqrestore(&oh->_lock, flags);
  2675. return ret;
  2676. }
  2677. /**
  2678. * omap_hwmod_deassert_hardreset - deassert the HW reset line of submodules
  2679. * contained in the hwmod module.
  2680. * @oh: struct omap_hwmod *
  2681. * @name: name of the reset line to look up and deassert
  2682. *
  2683. * Some IP like dsp, ipu or iva contain processor that require
  2684. * an HW reset line to be assert / deassert in order to enable fully
  2685. * the IP. Returns -EINVAL if @oh is null or if the operation is not
  2686. * yet supported on this OMAP; otherwise, passes along the return value
  2687. * from _deassert_hardreset().
  2688. */
  2689. int omap_hwmod_deassert_hardreset(struct omap_hwmod *oh, const char *name)
  2690. {
  2691. int ret;
  2692. unsigned long flags;
  2693. if (!oh)
  2694. return -EINVAL;
  2695. spin_lock_irqsave(&oh->_lock, flags);
  2696. ret = _deassert_hardreset(oh, name);
  2697. spin_unlock_irqrestore(&oh->_lock, flags);
  2698. return ret;
  2699. }
  2700. /**
  2701. * omap_hwmod_read_hardreset - read the HW reset line state of submodules
  2702. * contained in the hwmod module
  2703. * @oh: struct omap_hwmod *
  2704. * @name: name of the reset line to look up and read
  2705. *
  2706. * Return the current state of the hwmod @oh's reset line named @name:
  2707. * returns -EINVAL upon parameter error or if this operation
  2708. * is unsupported on the current OMAP; otherwise, passes along the return
  2709. * value from _read_hardreset().
  2710. */
  2711. int omap_hwmod_read_hardreset(struct omap_hwmod *oh, const char *name)
  2712. {
  2713. int ret;
  2714. unsigned long flags;
  2715. if (!oh)
  2716. return -EINVAL;
  2717. spin_lock_irqsave(&oh->_lock, flags);
  2718. ret = _read_hardreset(oh, name);
  2719. spin_unlock_irqrestore(&oh->_lock, flags);
  2720. return ret;
  2721. }
  2722. /**
  2723. * omap_hwmod_for_each_by_class - call @fn for each hwmod of class @classname
  2724. * @classname: struct omap_hwmod_class name to search for
  2725. * @fn: callback function pointer to call for each hwmod in class @classname
  2726. * @user: arbitrary context data to pass to the callback function
  2727. *
  2728. * For each omap_hwmod of class @classname, call @fn.
  2729. * If the callback function returns something other than
  2730. * zero, the iterator is terminated, and the callback function's return
  2731. * value is passed back to the caller. Returns 0 upon success, -EINVAL
  2732. * if @classname or @fn are NULL, or passes back the error code from @fn.
  2733. */
  2734. int omap_hwmod_for_each_by_class(const char *classname,
  2735. int (*fn)(struct omap_hwmod *oh,
  2736. void *user),
  2737. void *user)
  2738. {
  2739. struct omap_hwmod *temp_oh;
  2740. int ret = 0;
  2741. if (!classname || !fn)
  2742. return -EINVAL;
  2743. pr_debug("omap_hwmod: %s: looking for modules of class %s\n",
  2744. __func__, classname);
  2745. list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
  2746. if (!strcmp(temp_oh->class->name, classname)) {
  2747. pr_debug("omap_hwmod: %s: %s: calling callback fn\n",
  2748. __func__, temp_oh->name);
  2749. ret = (*fn)(temp_oh, user);
  2750. if (ret)
  2751. break;
  2752. }
  2753. }
  2754. if (ret)
  2755. pr_debug("omap_hwmod: %s: iterator terminated early: %d\n",
  2756. __func__, ret);
  2757. return ret;
  2758. }
  2759. /**
  2760. * omap_hwmod_set_postsetup_state - set the post-_setup() state for this hwmod
  2761. * @oh: struct omap_hwmod *
  2762. * @state: state that _setup() should leave the hwmod in
  2763. *
  2764. * Sets the hwmod state that @oh will enter at the end of _setup()
  2765. * (called by omap_hwmod_setup_*()). See also the documentation
  2766. * for _setup_postsetup(), above. Returns 0 upon success or
  2767. * -EINVAL if there is a problem with the arguments or if the hwmod is
  2768. * in the wrong state.
  2769. */
  2770. int omap_hwmod_set_postsetup_state(struct omap_hwmod *oh, u8 state)
  2771. {
  2772. int ret;
  2773. unsigned long flags;
  2774. if (!oh)
  2775. return -EINVAL;
  2776. if (state != _HWMOD_STATE_DISABLED &&
  2777. state != _HWMOD_STATE_ENABLED &&
  2778. state != _HWMOD_STATE_IDLE)
  2779. return -EINVAL;
  2780. spin_lock_irqsave(&oh->_lock, flags);
  2781. if (oh->_state != _HWMOD_STATE_REGISTERED) {
  2782. ret = -EINVAL;
  2783. goto ohsps_unlock;
  2784. }
  2785. oh->_postsetup_state = state;
  2786. ret = 0;
  2787. ohsps_unlock:
  2788. spin_unlock_irqrestore(&oh->_lock, flags);
  2789. return ret;
  2790. }
  2791. /**
  2792. * omap_hwmod_get_context_loss_count - get lost context count
  2793. * @oh: struct omap_hwmod *
  2794. *
  2795. * Query the powerdomain of of @oh to get the context loss
  2796. * count for this device.
  2797. *
  2798. * Returns the context loss count of the powerdomain assocated with @oh
  2799. * upon success, or zero if no powerdomain exists for @oh.
  2800. */
  2801. int omap_hwmod_get_context_loss_count(struct omap_hwmod *oh)
  2802. {
  2803. struct powerdomain *pwrdm;
  2804. int ret = 0;
  2805. pwrdm = omap_hwmod_get_pwrdm(oh);
  2806. if (pwrdm)
  2807. ret = pwrdm_get_context_loss_count(pwrdm);
  2808. return ret;
  2809. }
  2810. /**
  2811. * omap_hwmod_no_setup_reset - prevent a hwmod from being reset upon setup
  2812. * @oh: struct omap_hwmod *
  2813. *
  2814. * Prevent the hwmod @oh from being reset during the setup process.
  2815. * Intended for use by board-*.c files on boards with devices that
  2816. * cannot tolerate being reset. Must be called before the hwmod has
  2817. * been set up. Returns 0 upon success or negative error code upon
  2818. * failure.
  2819. */
  2820. int omap_hwmod_no_setup_reset(struct omap_hwmod *oh)
  2821. {
  2822. if (!oh)
  2823. return -EINVAL;
  2824. if (oh->_state != _HWMOD_STATE_REGISTERED) {
  2825. pr_err("omap_hwmod: %s: cannot prevent setup reset; in wrong state\n",
  2826. oh->name);
  2827. return -EINVAL;
  2828. }
  2829. oh->flags |= HWMOD_INIT_NO_RESET;
  2830. return 0;
  2831. }
  2832. /**
  2833. * omap_hwmod_pad_route_irq - route an I/O pad wakeup to a particular MPU IRQ
  2834. * @oh: struct omap_hwmod * containing hwmod mux entries
  2835. * @pad_idx: array index in oh->mux of the hwmod mux entry to route wakeup
  2836. * @irq_idx: the hwmod mpu_irqs array index of the IRQ to trigger on wakeup
  2837. *
  2838. * When an I/O pad wakeup arrives for the dynamic or wakeup hwmod mux
  2839. * entry number @pad_idx for the hwmod @oh, trigger the interrupt
  2840. * service routine for the hwmod's mpu_irqs array index @irq_idx. If
  2841. * this function is not called for a given pad_idx, then the ISR
  2842. * associated with @oh's first MPU IRQ will be triggered when an I/O
  2843. * pad wakeup occurs on that pad. Note that @pad_idx is the index of
  2844. * the _dynamic or wakeup_ entry: if there are other entries not
  2845. * marked with OMAP_DEVICE_PAD_WAKEUP or OMAP_DEVICE_PAD_REMUX, these
  2846. * entries are NOT COUNTED in the dynamic pad index. This function
  2847. * must be called separately for each pad that requires its interrupt
  2848. * to be re-routed this way. Returns -EINVAL if there is an argument
  2849. * problem or if @oh does not have hwmod mux entries or MPU IRQs;
  2850. * returns -ENOMEM if memory cannot be allocated; or 0 upon success.
  2851. *
  2852. * XXX This function interface is fragile. Rather than using array
  2853. * indexes, which are subject to unpredictable change, it should be
  2854. * using hwmod IRQ names, and some other stable key for the hwmod mux
  2855. * pad records.
  2856. */
  2857. int omap_hwmod_pad_route_irq(struct omap_hwmod *oh, int pad_idx, int irq_idx)
  2858. {
  2859. int nr_irqs;
  2860. might_sleep();
  2861. if (!oh || !oh->mux || !oh->mpu_irqs || pad_idx < 0 ||
  2862. pad_idx >= oh->mux->nr_pads_dynamic)
  2863. return -EINVAL;
  2864. /* Check the number of available mpu_irqs */
  2865. for (nr_irqs = 0; oh->mpu_irqs[nr_irqs].irq >= 0; nr_irqs++)
  2866. ;
  2867. if (irq_idx >= nr_irqs)
  2868. return -EINVAL;
  2869. if (!oh->mux->irqs) {
  2870. /* XXX What frees this? */
  2871. oh->mux->irqs = kzalloc(sizeof(int) * oh->mux->nr_pads_dynamic,
  2872. GFP_KERNEL);
  2873. if (!oh->mux->irqs)
  2874. return -ENOMEM;
  2875. }
  2876. oh->mux->irqs[pad_idx] = irq_idx;
  2877. return 0;
  2878. }