cxgb3i_ddp.c 20 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774
  1. /*
  2. * cxgb3i_ddp.c: Chelsio S3xx iSCSI DDP Manager.
  3. *
  4. * Copyright (c) 2008 Chelsio Communications, Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation.
  9. *
  10. * Written by: Karen Xie (kxie@chelsio.com)
  11. */
  12. #include <linux/skbuff.h>
  13. #include <linux/scatterlist.h>
  14. /* from cxgb3 LLD */
  15. #include "common.h"
  16. #include "t3_cpl.h"
  17. #include "t3cdev.h"
  18. #include "cxgb3_ctl_defs.h"
  19. #include "cxgb3_offload.h"
  20. #include "firmware_exports.h"
  21. #include "cxgb3i_ddp.h"
  22. #define DRV_MODULE_NAME "cxgb3i_ddp"
  23. #define DRV_MODULE_VERSION "1.0.0"
  24. #define DRV_MODULE_RELDATE "Dec. 1, 2008"
  25. static char version[] =
  26. "Chelsio S3xx iSCSI DDP " DRV_MODULE_NAME
  27. " v" DRV_MODULE_VERSION " (" DRV_MODULE_RELDATE ")\n";
  28. MODULE_AUTHOR("Karen Xie <kxie@chelsio.com>");
  29. MODULE_DESCRIPTION("cxgb3i ddp pagepod manager");
  30. MODULE_LICENSE("GPL");
  31. MODULE_VERSION(DRV_MODULE_VERSION);
  32. #define ddp_log_error(fmt...) printk(KERN_ERR "cxgb3i_ddp: ERR! " fmt)
  33. #define ddp_log_warn(fmt...) printk(KERN_WARNING "cxgb3i_ddp: WARN! " fmt)
  34. #define ddp_log_info(fmt...) printk(KERN_INFO "cxgb3i_ddp: " fmt)
  35. #ifdef __DEBUG_CXGB3I_DDP__
  36. #define ddp_log_debug(fmt, args...) \
  37. printk(KERN_INFO "cxgb3i_ddp: %s - " fmt, __func__ , ## args)
  38. #else
  39. #define ddp_log_debug(fmt...)
  40. #endif
  41. /*
  42. * iSCSI Direct Data Placement
  43. *
  44. * T3 h/w can directly place the iSCSI Data-In or Data-Out PDU's payload into
  45. * pre-posted final destination host-memory buffers based on the Initiator
  46. * Task Tag (ITT) in Data-In or Target Task Tag (TTT) in Data-Out PDUs.
  47. *
  48. * The host memory address is programmed into h/w in the format of pagepod
  49. * entries.
  50. * The location of the pagepod entry is encoded into ddp tag which is used or
  51. * is the base for ITT/TTT.
  52. */
  53. #define DDP_PGIDX_MAX 4
  54. #define DDP_THRESHOLD 2048
  55. static unsigned char ddp_page_order[DDP_PGIDX_MAX] = {0, 1, 2, 4};
  56. static unsigned char ddp_page_shift[DDP_PGIDX_MAX] = {12, 13, 14, 16};
  57. static unsigned char page_idx = DDP_PGIDX_MAX;
  58. static LIST_HEAD(cxgb3i_ddp_list);
  59. static DEFINE_RWLOCK(cxgb3i_ddp_rwlock);
  60. /*
  61. * functions to program the pagepod in h/w
  62. */
  63. static inline void ulp_mem_io_set_hdr(struct sk_buff *skb, unsigned int addr)
  64. {
  65. struct ulp_mem_io *req = (struct ulp_mem_io *)skb->head;
  66. req->wr.wr_lo = 0;
  67. req->wr.wr_hi = htonl(V_WR_OP(FW_WROPCODE_BYPASS));
  68. req->cmd_lock_addr = htonl(V_ULP_MEMIO_ADDR(addr >> 5) |
  69. V_ULPTX_CMD(ULP_MEM_WRITE));
  70. req->len = htonl(V_ULP_MEMIO_DATA_LEN(PPOD_SIZE >> 5) |
  71. V_ULPTX_NFLITS((PPOD_SIZE >> 3) + 1));
  72. }
  73. static int set_ddp_map(struct cxgb3i_ddp_info *ddp, struct pagepod_hdr *hdr,
  74. unsigned int idx, unsigned int npods,
  75. struct cxgb3i_gather_list *gl)
  76. {
  77. unsigned int pm_addr = (idx << PPOD_SIZE_SHIFT) + ddp->llimit;
  78. int i;
  79. for (i = 0; i < npods; i++, idx++, pm_addr += PPOD_SIZE) {
  80. struct sk_buff *skb = ddp->gl_skb[idx];
  81. struct pagepod *ppod;
  82. int j, pidx;
  83. /* hold on to the skb until we clear the ddp mapping */
  84. skb_get(skb);
  85. ulp_mem_io_set_hdr(skb, pm_addr);
  86. ppod = (struct pagepod *)
  87. (skb->head + sizeof(struct ulp_mem_io));
  88. memcpy(&(ppod->hdr), hdr, sizeof(struct pagepod));
  89. for (pidx = 4 * i, j = 0; j < 5; ++j, ++pidx)
  90. ppod->addr[j] = pidx < gl->nelem ?
  91. cpu_to_be64(gl->phys_addr[pidx]) : 0UL;
  92. skb->priority = CPL_PRIORITY_CONTROL;
  93. cxgb3_ofld_send(ddp->tdev, skb);
  94. }
  95. return 0;
  96. }
  97. static int clear_ddp_map(struct cxgb3i_ddp_info *ddp, unsigned int idx,
  98. unsigned int npods)
  99. {
  100. unsigned int pm_addr = (idx << PPOD_SIZE_SHIFT) + ddp->llimit;
  101. int i;
  102. for (i = 0; i < npods; i++, idx++, pm_addr += PPOD_SIZE) {
  103. struct sk_buff *skb = ddp->gl_skb[idx];
  104. ddp->gl_skb[idx] = NULL;
  105. memset((skb->head + sizeof(struct ulp_mem_io)), 0, PPOD_SIZE);
  106. ulp_mem_io_set_hdr(skb, pm_addr);
  107. skb->priority = CPL_PRIORITY_CONTROL;
  108. cxgb3_ofld_send(ddp->tdev, skb);
  109. }
  110. return 0;
  111. }
  112. static inline int ddp_find_unused_entries(struct cxgb3i_ddp_info *ddp,
  113. int start, int max, int count,
  114. struct cxgb3i_gather_list *gl)
  115. {
  116. unsigned int i, j;
  117. spin_lock(&ddp->map_lock);
  118. for (i = start; i <= max;) {
  119. for (j = 0; j < count; j++) {
  120. if (ddp->gl_map[i + j])
  121. break;
  122. }
  123. if (j == count) {
  124. for (j = 0; j < count; j++)
  125. ddp->gl_map[i + j] = gl;
  126. spin_unlock(&ddp->map_lock);
  127. return i;
  128. }
  129. i += j + 1;
  130. }
  131. spin_unlock(&ddp->map_lock);
  132. return -EBUSY;
  133. }
  134. static inline void ddp_unmark_entries(struct cxgb3i_ddp_info *ddp,
  135. int start, int count)
  136. {
  137. spin_lock(&ddp->map_lock);
  138. memset(&ddp->gl_map[start], 0,
  139. count * sizeof(struct cxgb3i_gather_list *));
  140. spin_unlock(&ddp->map_lock);
  141. }
  142. static inline void ddp_free_gl_skb(struct cxgb3i_ddp_info *ddp,
  143. int idx, int count)
  144. {
  145. int i;
  146. for (i = 0; i < count; i++, idx++)
  147. if (ddp->gl_skb[idx]) {
  148. kfree_skb(ddp->gl_skb[idx]);
  149. ddp->gl_skb[idx] = NULL;
  150. }
  151. }
  152. static inline int ddp_alloc_gl_skb(struct cxgb3i_ddp_info *ddp, int idx,
  153. int count, gfp_t gfp)
  154. {
  155. int i;
  156. for (i = 0; i < count; i++) {
  157. struct sk_buff *skb = alloc_skb(sizeof(struct ulp_mem_io) +
  158. PPOD_SIZE, gfp);
  159. if (skb) {
  160. ddp->gl_skb[idx + i] = skb;
  161. skb_put(skb, sizeof(struct ulp_mem_io) + PPOD_SIZE);
  162. } else {
  163. ddp_free_gl_skb(ddp, idx, i);
  164. return -ENOMEM;
  165. }
  166. }
  167. return 0;
  168. }
  169. /**
  170. * cxgb3i_ddp_find_page_index - return ddp page index for a given page size.
  171. * @pgsz: page size
  172. * return the ddp page index, if no match is found return DDP_PGIDX_MAX.
  173. */
  174. int cxgb3i_ddp_find_page_index(unsigned long pgsz)
  175. {
  176. int i;
  177. for (i = 0; i < DDP_PGIDX_MAX; i++) {
  178. if (pgsz == (1UL << ddp_page_shift[i]))
  179. return i;
  180. }
  181. ddp_log_debug("ddp page size 0x%lx not supported.\n", pgsz);
  182. return DDP_PGIDX_MAX;
  183. }
  184. EXPORT_SYMBOL_GPL(cxgb3i_ddp_find_page_index);
  185. static inline void ddp_gl_unmap(struct pci_dev *pdev,
  186. struct cxgb3i_gather_list *gl)
  187. {
  188. int i;
  189. for (i = 0; i < gl->nelem; i++)
  190. pci_unmap_page(pdev, gl->phys_addr[i], PAGE_SIZE,
  191. PCI_DMA_FROMDEVICE);
  192. }
  193. static inline int ddp_gl_map(struct pci_dev *pdev,
  194. struct cxgb3i_gather_list *gl)
  195. {
  196. int i;
  197. for (i = 0; i < gl->nelem; i++) {
  198. gl->phys_addr[i] = pci_map_page(pdev, gl->pages[i], 0,
  199. PAGE_SIZE,
  200. PCI_DMA_FROMDEVICE);
  201. if (unlikely(pci_dma_mapping_error(pdev, gl->phys_addr[i])))
  202. goto unmap;
  203. }
  204. return i;
  205. unmap:
  206. if (i) {
  207. unsigned int nelem = gl->nelem;
  208. gl->nelem = i;
  209. ddp_gl_unmap(pdev, gl);
  210. gl->nelem = nelem;
  211. }
  212. return -ENOMEM;
  213. }
  214. /**
  215. * cxgb3i_ddp_make_gl - build ddp page buffer list
  216. * @xferlen: total buffer length
  217. * @sgl: page buffer scatter-gather list
  218. * @sgcnt: # of page buffers
  219. * @pdev: pci_dev, used for pci map
  220. * @gfp: allocation mode
  221. *
  222. * construct a ddp page buffer list from the scsi scattergather list.
  223. * coalesce buffers as much as possible, and obtain dma addresses for
  224. * each page.
  225. *
  226. * Return the cxgb3i_gather_list constructed from the page buffers if the
  227. * memory can be used for ddp. Return NULL otherwise.
  228. */
  229. struct cxgb3i_gather_list *cxgb3i_ddp_make_gl(unsigned int xferlen,
  230. struct scatterlist *sgl,
  231. unsigned int sgcnt,
  232. struct pci_dev *pdev,
  233. gfp_t gfp)
  234. {
  235. struct cxgb3i_gather_list *gl;
  236. struct scatterlist *sg = sgl;
  237. struct page *sgpage = sg_page(sg);
  238. unsigned int sglen = sg->length;
  239. unsigned int sgoffset = sg->offset;
  240. unsigned int npages = (xferlen + sgoffset + PAGE_SIZE - 1) >>
  241. PAGE_SHIFT;
  242. int i = 1, j = 0;
  243. if (xferlen < DDP_THRESHOLD) {
  244. ddp_log_debug("xfer %u < threshold %u, no ddp.\n",
  245. xferlen, DDP_THRESHOLD);
  246. return NULL;
  247. }
  248. gl = kzalloc(sizeof(struct cxgb3i_gather_list) +
  249. npages * (sizeof(dma_addr_t) + sizeof(struct page *)),
  250. gfp);
  251. if (!gl)
  252. return NULL;
  253. gl->pages = (struct page **)&gl->phys_addr[npages];
  254. gl->length = xferlen;
  255. gl->offset = sgoffset;
  256. gl->pages[0] = sgpage;
  257. sg = sg_next(sg);
  258. while (sg) {
  259. struct page *page = sg_page(sg);
  260. if (sgpage == page && sg->offset == sgoffset + sglen)
  261. sglen += sg->length;
  262. else {
  263. /* make sure the sgl is fit for ddp:
  264. * each has the same page size, and
  265. * all of the middle pages are used completely
  266. */
  267. if ((j && sgoffset) ||
  268. ((i != sgcnt - 1) &&
  269. ((sglen + sgoffset) & ~PAGE_MASK)))
  270. goto error_out;
  271. j++;
  272. if (j == gl->nelem || sg->offset)
  273. goto error_out;
  274. gl->pages[j] = page;
  275. sglen = sg->length;
  276. sgoffset = sg->offset;
  277. sgpage = page;
  278. }
  279. i++;
  280. sg = sg_next(sg);
  281. }
  282. gl->nelem = ++j;
  283. if (ddp_gl_map(pdev, gl) < 0)
  284. goto error_out;
  285. return gl;
  286. error_out:
  287. kfree(gl);
  288. return NULL;
  289. }
  290. EXPORT_SYMBOL_GPL(cxgb3i_ddp_make_gl);
  291. /**
  292. * cxgb3i_ddp_release_gl - release a page buffer list
  293. * @gl: a ddp page buffer list
  294. * @pdev: pci_dev used for pci_unmap
  295. * free a ddp page buffer list resulted from cxgb3i_ddp_make_gl().
  296. */
  297. void cxgb3i_ddp_release_gl(struct cxgb3i_gather_list *gl,
  298. struct pci_dev *pdev)
  299. {
  300. ddp_gl_unmap(pdev, gl);
  301. kfree(gl);
  302. }
  303. EXPORT_SYMBOL_GPL(cxgb3i_ddp_release_gl);
  304. /**
  305. * cxgb3i_ddp_tag_reserve - set up ddp for a data transfer
  306. * @tdev: t3cdev adapter
  307. * @tid: connection id
  308. * @tformat: tag format
  309. * @tagp: the s/w tag, if ddp setup is successful, it will be updated with
  310. * ddp/hw tag
  311. * @gl: the page momory list
  312. * @gfp: allocation mode
  313. *
  314. * ddp setup for a given page buffer list and construct the ddp tag.
  315. * return 0 if success, < 0 otherwise.
  316. */
  317. int cxgb3i_ddp_tag_reserve(struct t3cdev *tdev, unsigned int tid,
  318. struct cxgb3i_tag_format *tformat, u32 *tagp,
  319. struct cxgb3i_gather_list *gl, gfp_t gfp)
  320. {
  321. struct cxgb3i_ddp_info *ddp = tdev->ulp_iscsi;
  322. struct pagepod_hdr hdr;
  323. unsigned int npods;
  324. int idx = -1, idx_max;
  325. int err = -ENOMEM;
  326. u32 sw_tag = *tagp;
  327. u32 tag;
  328. if (page_idx >= DDP_PGIDX_MAX || !ddp || !gl || !gl->nelem ||
  329. gl->length < DDP_THRESHOLD) {
  330. ddp_log_debug("pgidx %u, xfer %u/%u, NO ddp.\n",
  331. page_idx, gl->length, DDP_THRESHOLD);
  332. return -EINVAL;
  333. }
  334. npods = (gl->nelem + PPOD_PAGES_MAX - 1) >> PPOD_PAGES_SHIFT;
  335. idx_max = ddp->nppods - npods + 1;
  336. if (ddp->idx_last == ddp->nppods)
  337. idx = ddp_find_unused_entries(ddp, 0, idx_max, npods, gl);
  338. else {
  339. idx = ddp_find_unused_entries(ddp, ddp->idx_last + 1,
  340. idx_max, npods, gl);
  341. if (idx < 0 && ddp->idx_last >= npods)
  342. idx = ddp_find_unused_entries(ddp, 0,
  343. ddp->idx_last - npods + 1,
  344. npods, gl);
  345. }
  346. if (idx < 0) {
  347. ddp_log_debug("xferlen %u, gl %u, npods %u NO DDP.\n",
  348. gl->length, gl->nelem, npods);
  349. return idx;
  350. }
  351. err = ddp_alloc_gl_skb(ddp, idx, npods, gfp);
  352. if (err < 0)
  353. goto unmark_entries;
  354. tag = cxgb3i_ddp_tag_base(tformat, sw_tag);
  355. tag |= idx << PPOD_IDX_SHIFT;
  356. hdr.rsvd = 0;
  357. hdr.vld_tid = htonl(F_PPOD_VALID | V_PPOD_TID(tid));
  358. hdr.pgsz_tag_clr = htonl(tag & ddp->rsvd_tag_mask);
  359. hdr.maxoffset = htonl(gl->length);
  360. hdr.pgoffset = htonl(gl->offset);
  361. err = set_ddp_map(ddp, &hdr, idx, npods, gl);
  362. if (err < 0)
  363. goto free_gl_skb;
  364. ddp->idx_last = idx;
  365. ddp_log_debug("xfer %u, gl %u,%u, tid 0x%x, 0x%x -> 0x%x(%u,%u).\n",
  366. gl->length, gl->nelem, gl->offset, tid, sw_tag, tag,
  367. idx, npods);
  368. *tagp = tag;
  369. return 0;
  370. free_gl_skb:
  371. ddp_free_gl_skb(ddp, idx, npods);
  372. unmark_entries:
  373. ddp_unmark_entries(ddp, idx, npods);
  374. return err;
  375. }
  376. EXPORT_SYMBOL_GPL(cxgb3i_ddp_tag_reserve);
  377. /**
  378. * cxgb3i_ddp_tag_release - release a ddp tag
  379. * @tdev: t3cdev adapter
  380. * @tag: ddp tag
  381. * ddp cleanup for a given ddp tag and release all the resources held
  382. */
  383. void cxgb3i_ddp_tag_release(struct t3cdev *tdev, u32 tag)
  384. {
  385. struct cxgb3i_ddp_info *ddp = tdev->ulp_iscsi;
  386. u32 idx;
  387. if (!ddp) {
  388. ddp_log_error("release ddp tag 0x%x, ddp NULL.\n", tag);
  389. return;
  390. }
  391. idx = (tag >> PPOD_IDX_SHIFT) & ddp->idx_mask;
  392. if (idx < ddp->nppods) {
  393. struct cxgb3i_gather_list *gl = ddp->gl_map[idx];
  394. unsigned int npods;
  395. if (!gl) {
  396. ddp_log_error("release ddp 0x%x, idx 0x%x, gl NULL.\n",
  397. tag, idx);
  398. return;
  399. }
  400. npods = (gl->nelem + PPOD_PAGES_MAX - 1) >> PPOD_PAGES_SHIFT;
  401. ddp_log_debug("ddp tag 0x%x, release idx 0x%x, npods %u.\n",
  402. tag, idx, npods);
  403. clear_ddp_map(ddp, idx, npods);
  404. ddp_unmark_entries(ddp, idx, npods);
  405. cxgb3i_ddp_release_gl(gl, ddp->pdev);
  406. } else
  407. ddp_log_error("ddp tag 0x%x, idx 0x%x > max 0x%x.\n",
  408. tag, idx, ddp->nppods);
  409. }
  410. EXPORT_SYMBOL_GPL(cxgb3i_ddp_tag_release);
  411. static int setup_conn_pgidx(struct t3cdev *tdev, unsigned int tid, int pg_idx,
  412. int reply)
  413. {
  414. struct sk_buff *skb = alloc_skb(sizeof(struct cpl_set_tcb_field),
  415. GFP_KERNEL);
  416. struct cpl_set_tcb_field *req;
  417. u64 val = pg_idx < DDP_PGIDX_MAX ? pg_idx : 0;
  418. if (!skb)
  419. return -ENOMEM;
  420. /* set up ulp submode and page size */
  421. req = (struct cpl_set_tcb_field *)skb_put(skb, sizeof(*req));
  422. req->wr.wr_hi = htonl(V_WR_OP(FW_WROPCODE_FORWARD));
  423. OPCODE_TID(req) = htonl(MK_OPCODE_TID(CPL_SET_TCB_FIELD, tid));
  424. req->reply = V_NO_REPLY(reply ? 0 : 1);
  425. req->cpu_idx = 0;
  426. req->word = htons(31);
  427. req->mask = cpu_to_be64(0xF0000000);
  428. req->val = cpu_to_be64(val << 28);
  429. skb->priority = CPL_PRIORITY_CONTROL;
  430. cxgb3_ofld_send(tdev, skb);
  431. return 0;
  432. }
  433. /**
  434. * cxgb3i_setup_conn_host_pagesize - setup the conn.'s ddp page size
  435. * @tdev: t3cdev adapter
  436. * @tid: connection id
  437. * @reply: request reply from h/w
  438. * set up the ddp page size based on the host PAGE_SIZE for a connection
  439. * identified by tid
  440. */
  441. int cxgb3i_setup_conn_host_pagesize(struct t3cdev *tdev, unsigned int tid,
  442. int reply)
  443. {
  444. return setup_conn_pgidx(tdev, tid, page_idx, reply);
  445. }
  446. EXPORT_SYMBOL_GPL(cxgb3i_setup_conn_host_pagesize);
  447. /**
  448. * cxgb3i_setup_conn_pagesize - setup the conn.'s ddp page size
  449. * @tdev: t3cdev adapter
  450. * @tid: connection id
  451. * @reply: request reply from h/w
  452. * @pgsz: ddp page size
  453. * set up the ddp page size for a connection identified by tid
  454. */
  455. int cxgb3i_setup_conn_pagesize(struct t3cdev *tdev, unsigned int tid,
  456. int reply, unsigned long pgsz)
  457. {
  458. int pgidx = cxgb3i_ddp_find_page_index(pgsz);
  459. return setup_conn_pgidx(tdev, tid, pgidx, reply);
  460. }
  461. EXPORT_SYMBOL_GPL(cxgb3i_setup_conn_pagesize);
  462. /**
  463. * cxgb3i_setup_conn_digest - setup conn. digest setting
  464. * @tdev: t3cdev adapter
  465. * @tid: connection id
  466. * @hcrc: header digest enabled
  467. * @dcrc: data digest enabled
  468. * @reply: request reply from h/w
  469. * set up the iscsi digest settings for a connection identified by tid
  470. */
  471. int cxgb3i_setup_conn_digest(struct t3cdev *tdev, unsigned int tid,
  472. int hcrc, int dcrc, int reply)
  473. {
  474. struct sk_buff *skb = alloc_skb(sizeof(struct cpl_set_tcb_field),
  475. GFP_KERNEL);
  476. struct cpl_set_tcb_field *req;
  477. u64 val = (hcrc ? 1 : 0) | (dcrc ? 2 : 0);
  478. if (!skb)
  479. return -ENOMEM;
  480. /* set up ulp submode and page size */
  481. req = (struct cpl_set_tcb_field *)skb_put(skb, sizeof(*req));
  482. req->wr.wr_hi = htonl(V_WR_OP(FW_WROPCODE_FORWARD));
  483. OPCODE_TID(req) = htonl(MK_OPCODE_TID(CPL_SET_TCB_FIELD, tid));
  484. req->reply = V_NO_REPLY(reply ? 0 : 1);
  485. req->cpu_idx = 0;
  486. req->word = htons(31);
  487. req->mask = cpu_to_be64(0x0F000000);
  488. req->val = cpu_to_be64(val << 24);
  489. skb->priority = CPL_PRIORITY_CONTROL;
  490. cxgb3_ofld_send(tdev, skb);
  491. return 0;
  492. }
  493. EXPORT_SYMBOL_GPL(cxgb3i_setup_conn_digest);
  494. static int ddp_init(struct t3cdev *tdev)
  495. {
  496. struct cxgb3i_ddp_info *ddp;
  497. struct ulp_iscsi_info uinfo;
  498. unsigned int ppmax, bits;
  499. int i, err;
  500. static int vers_printed;
  501. if (!vers_printed) {
  502. printk(KERN_INFO "%s", version);
  503. vers_printed = 1;
  504. }
  505. err = tdev->ctl(tdev, ULP_ISCSI_GET_PARAMS, &uinfo);
  506. if (err < 0) {
  507. ddp_log_error("%s, failed to get iscsi param err=%d.\n",
  508. tdev->name, err);
  509. return err;
  510. }
  511. ppmax = (uinfo.ulimit - uinfo.llimit + 1) >> PPOD_SIZE_SHIFT;
  512. bits = __ilog2_u32(ppmax) + 1;
  513. if (bits > PPOD_IDX_MAX_SIZE)
  514. bits = PPOD_IDX_MAX_SIZE;
  515. ppmax = (1 << (bits - 1)) - 1;
  516. ddp = cxgb3i_alloc_big_mem(sizeof(struct cxgb3i_ddp_info) +
  517. ppmax *
  518. (sizeof(struct cxgb3i_gather_list *) +
  519. sizeof(struct sk_buff *)),
  520. GFP_KERNEL);
  521. if (!ddp) {
  522. ddp_log_warn("%s unable to alloc ddp 0x%d, ddp disabled.\n",
  523. tdev->name, ppmax);
  524. return 0;
  525. }
  526. ddp->gl_map = (struct cxgb3i_gather_list **)(ddp + 1);
  527. ddp->gl_skb = (struct sk_buff **)(((char *)ddp->gl_map) +
  528. ppmax *
  529. sizeof(struct cxgb3i_gather_list *));
  530. spin_lock_init(&ddp->map_lock);
  531. ddp->tdev = tdev;
  532. ddp->pdev = uinfo.pdev;
  533. ddp->max_txsz = min_t(unsigned int, uinfo.max_txsz, ULP2_MAX_PKT_SIZE);
  534. ddp->max_rxsz = min_t(unsigned int, uinfo.max_rxsz, ULP2_MAX_PKT_SIZE);
  535. ddp->llimit = uinfo.llimit;
  536. ddp->ulimit = uinfo.ulimit;
  537. ddp->nppods = ppmax;
  538. ddp->idx_last = ppmax;
  539. ddp->idx_bits = bits;
  540. ddp->idx_mask = (1 << bits) - 1;
  541. ddp->rsvd_tag_mask = (1 << (bits + PPOD_IDX_SHIFT)) - 1;
  542. uinfo.tagmask = ddp->idx_mask << PPOD_IDX_SHIFT;
  543. for (i = 0; i < DDP_PGIDX_MAX; i++)
  544. uinfo.pgsz_factor[i] = ddp_page_order[i];
  545. uinfo.ulimit = uinfo.llimit + (ppmax << PPOD_SIZE_SHIFT);
  546. err = tdev->ctl(tdev, ULP_ISCSI_SET_PARAMS, &uinfo);
  547. if (err < 0) {
  548. ddp_log_warn("%s unable to set iscsi param err=%d, "
  549. "ddp disabled.\n", tdev->name, err);
  550. goto free_ddp_map;
  551. }
  552. tdev->ulp_iscsi = ddp;
  553. /* add to the list */
  554. write_lock(&cxgb3i_ddp_rwlock);
  555. list_add_tail(&ddp->list, &cxgb3i_ddp_list);
  556. write_unlock(&cxgb3i_ddp_rwlock);
  557. ddp_log_info("nppods %u (0x%x ~ 0x%x), bits %u, mask 0x%x,0x%x "
  558. "pkt %u/%u, %u/%u.\n",
  559. ppmax, ddp->llimit, ddp->ulimit, ddp->idx_bits,
  560. ddp->idx_mask, ddp->rsvd_tag_mask,
  561. ddp->max_txsz, uinfo.max_txsz,
  562. ddp->max_rxsz, uinfo.max_rxsz);
  563. return 0;
  564. free_ddp_map:
  565. cxgb3i_free_big_mem(ddp);
  566. return err;
  567. }
  568. /**
  569. * cxgb3i_adapter_ddp_init - initialize the adapter's ddp resource
  570. * @tdev: t3cdev adapter
  571. * @tformat: tag format
  572. * @txsz: max tx pdu payload size, filled in by this func.
  573. * @rxsz: max rx pdu payload size, filled in by this func.
  574. * initialize the ddp pagepod manager for a given adapter if needed and
  575. * setup the tag format for a given iscsi entity
  576. */
  577. int cxgb3i_adapter_ddp_init(struct t3cdev *tdev,
  578. struct cxgb3i_tag_format *tformat,
  579. unsigned int *txsz, unsigned int *rxsz)
  580. {
  581. struct cxgb3i_ddp_info *ddp;
  582. unsigned char idx_bits;
  583. if (!tformat)
  584. return -EINVAL;
  585. if (!tdev->ulp_iscsi) {
  586. int err = ddp_init(tdev);
  587. if (err < 0)
  588. return err;
  589. }
  590. ddp = (struct cxgb3i_ddp_info *)tdev->ulp_iscsi;
  591. idx_bits = 32 - tformat->sw_bits;
  592. tformat->rsvd_bits = ddp->idx_bits;
  593. tformat->rsvd_shift = PPOD_IDX_SHIFT;
  594. tformat->rsvd_mask = (1 << tformat->rsvd_bits) - 1;
  595. ddp_log_info("tag format: sw %u, rsvd %u,%u, mask 0x%x.\n",
  596. tformat->sw_bits, tformat->rsvd_bits,
  597. tformat->rsvd_shift, tformat->rsvd_mask);
  598. *txsz = min_t(unsigned int, ULP2_MAX_PDU_PAYLOAD,
  599. ddp->max_txsz - ISCSI_PDU_NONPAYLOAD_LEN);
  600. *rxsz = min_t(unsigned int, ULP2_MAX_PDU_PAYLOAD,
  601. ddp->max_rxsz - ISCSI_PDU_NONPAYLOAD_LEN);
  602. ddp_log_info("max payload size: %u/%u, %u/%u.\n",
  603. *txsz, ddp->max_txsz, *rxsz, ddp->max_rxsz);
  604. return 0;
  605. }
  606. EXPORT_SYMBOL_GPL(cxgb3i_adapter_ddp_init);
  607. static void ddp_release(struct cxgb3i_ddp_info *ddp)
  608. {
  609. int i = 0;
  610. struct t3cdev *tdev = ddp->tdev;
  611. tdev->ulp_iscsi = NULL;
  612. while (i < ddp->nppods) {
  613. struct cxgb3i_gather_list *gl = ddp->gl_map[i];
  614. if (gl) {
  615. int npods = (gl->nelem + PPOD_PAGES_MAX - 1)
  616. >> PPOD_PAGES_SHIFT;
  617. kfree(gl);
  618. ddp_free_gl_skb(ddp, i, npods);
  619. } else
  620. i++;
  621. }
  622. cxgb3i_free_big_mem(ddp);
  623. }
  624. /**
  625. * cxgb3i_adapter_ddp_cleanup - release the adapter's ddp resource
  626. * @tdev: t3cdev adapter
  627. * release all the resource held by the ddp pagepod manager for a given
  628. * adapter if needed
  629. */
  630. void cxgb3i_adapter_ddp_cleanup(struct t3cdev *tdev)
  631. {
  632. struct cxgb3i_ddp_info *ddp;
  633. /* remove from the list */
  634. write_lock(&cxgb3i_ddp_rwlock);
  635. list_for_each_entry(ddp, &cxgb3i_ddp_list, list) {
  636. if (ddp->tdev == tdev) {
  637. list_del(&ddp->list);
  638. break;
  639. }
  640. }
  641. write_unlock(&cxgb3i_ddp_rwlock);
  642. if (ddp)
  643. ddp_release(ddp);
  644. }
  645. EXPORT_SYMBOL_GPL(cxgb3i_adapter_ddp_cleanup);
  646. /**
  647. * cxgb3i_ddp_init_module - module init entry point
  648. * initialize any driver wide global data structures
  649. */
  650. static int __init cxgb3i_ddp_init_module(void)
  651. {
  652. page_idx = cxgb3i_ddp_find_page_index(PAGE_SIZE);
  653. ddp_log_info("system PAGE_SIZE %lu, ddp idx %u.\n",
  654. PAGE_SIZE, page_idx);
  655. return 0;
  656. }
  657. /**
  658. * cxgb3i_ddp_exit_module - module cleanup/exit entry point
  659. * go through the ddp list and release any resource held.
  660. */
  661. static void __exit cxgb3i_ddp_exit_module(void)
  662. {
  663. struct cxgb3i_ddp_info *ddp;
  664. /* release all ddp manager if there is any */
  665. write_lock(&cxgb3i_ddp_rwlock);
  666. list_for_each_entry(ddp, &cxgb3i_ddp_list, list) {
  667. list_del(&ddp->list);
  668. ddp_release(ddp);
  669. }
  670. write_unlock(&cxgb3i_ddp_rwlock);
  671. }
  672. module_init(cxgb3i_ddp_init_module);
  673. module_exit(cxgb3i_ddp_exit_module);