netxen_nic_init.c 42 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744
  1. /*
  2. * Copyright (C) 2003 - 2009 NetXen, Inc.
  3. * Copyright (C) 2009 - QLogic Corporation.
  4. * All rights reserved.
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * as published by the Free Software Foundation; either version 2
  9. * of the License, or (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful, but
  12. * WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place - Suite 330, Boston,
  19. * MA 02111-1307, USA.
  20. *
  21. * The full GNU General Public License is included in this distribution
  22. * in the file called LICENSE.
  23. *
  24. */
  25. #include <linux/netdevice.h>
  26. #include <linux/delay.h>
  27. #include "netxen_nic.h"
  28. #include "netxen_nic_hw.h"
  29. struct crb_addr_pair {
  30. u32 addr;
  31. u32 data;
  32. };
  33. #define NETXEN_MAX_CRB_XFORM 60
  34. static unsigned int crb_addr_xform[NETXEN_MAX_CRB_XFORM];
  35. #define NETXEN_ADDR_ERROR (0xffffffff)
  36. #define crb_addr_transform(name) \
  37. crb_addr_xform[NETXEN_HW_PX_MAP_CRB_##name] = \
  38. NETXEN_HW_CRB_HUB_AGT_ADR_##name << 20
  39. #define NETXEN_NIC_XDMA_RESET 0x8000ff
  40. static void
  41. netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
  42. struct nx_host_rds_ring *rds_ring);
  43. static int netxen_p3_has_mn(struct netxen_adapter *adapter);
  44. static void crb_addr_transform_setup(void)
  45. {
  46. crb_addr_transform(XDMA);
  47. crb_addr_transform(TIMR);
  48. crb_addr_transform(SRE);
  49. crb_addr_transform(SQN3);
  50. crb_addr_transform(SQN2);
  51. crb_addr_transform(SQN1);
  52. crb_addr_transform(SQN0);
  53. crb_addr_transform(SQS3);
  54. crb_addr_transform(SQS2);
  55. crb_addr_transform(SQS1);
  56. crb_addr_transform(SQS0);
  57. crb_addr_transform(RPMX7);
  58. crb_addr_transform(RPMX6);
  59. crb_addr_transform(RPMX5);
  60. crb_addr_transform(RPMX4);
  61. crb_addr_transform(RPMX3);
  62. crb_addr_transform(RPMX2);
  63. crb_addr_transform(RPMX1);
  64. crb_addr_transform(RPMX0);
  65. crb_addr_transform(ROMUSB);
  66. crb_addr_transform(SN);
  67. crb_addr_transform(QMN);
  68. crb_addr_transform(QMS);
  69. crb_addr_transform(PGNI);
  70. crb_addr_transform(PGND);
  71. crb_addr_transform(PGN3);
  72. crb_addr_transform(PGN2);
  73. crb_addr_transform(PGN1);
  74. crb_addr_transform(PGN0);
  75. crb_addr_transform(PGSI);
  76. crb_addr_transform(PGSD);
  77. crb_addr_transform(PGS3);
  78. crb_addr_transform(PGS2);
  79. crb_addr_transform(PGS1);
  80. crb_addr_transform(PGS0);
  81. crb_addr_transform(PS);
  82. crb_addr_transform(PH);
  83. crb_addr_transform(NIU);
  84. crb_addr_transform(I2Q);
  85. crb_addr_transform(EG);
  86. crb_addr_transform(MN);
  87. crb_addr_transform(MS);
  88. crb_addr_transform(CAS2);
  89. crb_addr_transform(CAS1);
  90. crb_addr_transform(CAS0);
  91. crb_addr_transform(CAM);
  92. crb_addr_transform(C2C1);
  93. crb_addr_transform(C2C0);
  94. crb_addr_transform(SMB);
  95. crb_addr_transform(OCM0);
  96. crb_addr_transform(I2C0);
  97. }
  98. void netxen_release_rx_buffers(struct netxen_adapter *adapter)
  99. {
  100. struct netxen_recv_context *recv_ctx;
  101. struct nx_host_rds_ring *rds_ring;
  102. struct netxen_rx_buffer *rx_buf;
  103. int i, ring;
  104. recv_ctx = &adapter->recv_ctx;
  105. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  106. rds_ring = &recv_ctx->rds_rings[ring];
  107. for (i = 0; i < rds_ring->num_desc; ++i) {
  108. rx_buf = &(rds_ring->rx_buf_arr[i]);
  109. if (rx_buf->state == NETXEN_BUFFER_FREE)
  110. continue;
  111. pci_unmap_single(adapter->pdev,
  112. rx_buf->dma,
  113. rds_ring->dma_size,
  114. PCI_DMA_FROMDEVICE);
  115. if (rx_buf->skb != NULL)
  116. dev_kfree_skb_any(rx_buf->skb);
  117. }
  118. }
  119. }
  120. void netxen_release_tx_buffers(struct netxen_adapter *adapter)
  121. {
  122. struct netxen_cmd_buffer *cmd_buf;
  123. struct netxen_skb_frag *buffrag;
  124. int i, j;
  125. struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
  126. cmd_buf = tx_ring->cmd_buf_arr;
  127. for (i = 0; i < tx_ring->num_desc; i++) {
  128. buffrag = cmd_buf->frag_array;
  129. if (buffrag->dma) {
  130. pci_unmap_single(adapter->pdev, buffrag->dma,
  131. buffrag->length, PCI_DMA_TODEVICE);
  132. buffrag->dma = 0ULL;
  133. }
  134. for (j = 0; j < cmd_buf->frag_count; j++) {
  135. buffrag++;
  136. if (buffrag->dma) {
  137. pci_unmap_page(adapter->pdev, buffrag->dma,
  138. buffrag->length,
  139. PCI_DMA_TODEVICE);
  140. buffrag->dma = 0ULL;
  141. }
  142. }
  143. if (cmd_buf->skb) {
  144. dev_kfree_skb_any(cmd_buf->skb);
  145. cmd_buf->skb = NULL;
  146. }
  147. cmd_buf++;
  148. }
  149. }
  150. void netxen_free_sw_resources(struct netxen_adapter *adapter)
  151. {
  152. struct netxen_recv_context *recv_ctx;
  153. struct nx_host_rds_ring *rds_ring;
  154. struct nx_host_tx_ring *tx_ring;
  155. int ring;
  156. recv_ctx = &adapter->recv_ctx;
  157. if (recv_ctx->rds_rings == NULL)
  158. goto skip_rds;
  159. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  160. rds_ring = &recv_ctx->rds_rings[ring];
  161. vfree(rds_ring->rx_buf_arr);
  162. rds_ring->rx_buf_arr = NULL;
  163. }
  164. kfree(recv_ctx->rds_rings);
  165. skip_rds:
  166. if (adapter->tx_ring == NULL)
  167. return;
  168. tx_ring = adapter->tx_ring;
  169. vfree(tx_ring->cmd_buf_arr);
  170. }
  171. int netxen_alloc_sw_resources(struct netxen_adapter *adapter)
  172. {
  173. struct netxen_recv_context *recv_ctx;
  174. struct nx_host_rds_ring *rds_ring;
  175. struct nx_host_sds_ring *sds_ring;
  176. struct nx_host_tx_ring *tx_ring;
  177. struct netxen_rx_buffer *rx_buf;
  178. int ring, i, size;
  179. struct netxen_cmd_buffer *cmd_buf_arr;
  180. struct net_device *netdev = adapter->netdev;
  181. struct pci_dev *pdev = adapter->pdev;
  182. size = sizeof(struct nx_host_tx_ring);
  183. tx_ring = kzalloc(size, GFP_KERNEL);
  184. if (tx_ring == NULL) {
  185. dev_err(&pdev->dev, "%s: failed to allocate tx ring struct\n",
  186. netdev->name);
  187. return -ENOMEM;
  188. }
  189. adapter->tx_ring = tx_ring;
  190. tx_ring->num_desc = adapter->num_txd;
  191. tx_ring->txq = netdev_get_tx_queue(netdev, 0);
  192. cmd_buf_arr = vmalloc(TX_BUFF_RINGSIZE(tx_ring));
  193. if (cmd_buf_arr == NULL) {
  194. dev_err(&pdev->dev, "%s: failed to allocate cmd buffer ring\n",
  195. netdev->name);
  196. return -ENOMEM;
  197. }
  198. memset(cmd_buf_arr, 0, TX_BUFF_RINGSIZE(tx_ring));
  199. tx_ring->cmd_buf_arr = cmd_buf_arr;
  200. recv_ctx = &adapter->recv_ctx;
  201. size = adapter->max_rds_rings * sizeof (struct nx_host_rds_ring);
  202. rds_ring = kzalloc(size, GFP_KERNEL);
  203. if (rds_ring == NULL) {
  204. dev_err(&pdev->dev, "%s: failed to allocate rds ring struct\n",
  205. netdev->name);
  206. return -ENOMEM;
  207. }
  208. recv_ctx->rds_rings = rds_ring;
  209. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  210. rds_ring = &recv_ctx->rds_rings[ring];
  211. switch (ring) {
  212. case RCV_RING_NORMAL:
  213. rds_ring->num_desc = adapter->num_rxd;
  214. if (adapter->ahw.cut_through) {
  215. rds_ring->dma_size =
  216. NX_CT_DEFAULT_RX_BUF_LEN;
  217. rds_ring->skb_size =
  218. NX_CT_DEFAULT_RX_BUF_LEN;
  219. } else {
  220. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  221. rds_ring->dma_size =
  222. NX_P3_RX_BUF_MAX_LEN;
  223. else
  224. rds_ring->dma_size =
  225. NX_P2_RX_BUF_MAX_LEN;
  226. rds_ring->skb_size =
  227. rds_ring->dma_size + NET_IP_ALIGN;
  228. }
  229. break;
  230. case RCV_RING_JUMBO:
  231. rds_ring->num_desc = adapter->num_jumbo_rxd;
  232. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  233. rds_ring->dma_size =
  234. NX_P3_RX_JUMBO_BUF_MAX_LEN;
  235. else
  236. rds_ring->dma_size =
  237. NX_P2_RX_JUMBO_BUF_MAX_LEN;
  238. if (adapter->capabilities & NX_CAP0_HW_LRO)
  239. rds_ring->dma_size += NX_LRO_BUFFER_EXTRA;
  240. rds_ring->skb_size =
  241. rds_ring->dma_size + NET_IP_ALIGN;
  242. break;
  243. case RCV_RING_LRO:
  244. rds_ring->num_desc = adapter->num_lro_rxd;
  245. rds_ring->dma_size = NX_RX_LRO_BUFFER_LENGTH;
  246. rds_ring->skb_size = rds_ring->dma_size + NET_IP_ALIGN;
  247. break;
  248. }
  249. rds_ring->rx_buf_arr = (struct netxen_rx_buffer *)
  250. vmalloc(RCV_BUFF_RINGSIZE(rds_ring));
  251. if (rds_ring->rx_buf_arr == NULL) {
  252. printk(KERN_ERR "%s: Failed to allocate "
  253. "rx buffer ring %d\n",
  254. netdev->name, ring);
  255. /* free whatever was already allocated */
  256. goto err_out;
  257. }
  258. memset(rds_ring->rx_buf_arr, 0, RCV_BUFF_RINGSIZE(rds_ring));
  259. INIT_LIST_HEAD(&rds_ring->free_list);
  260. /*
  261. * Now go through all of them, set reference handles
  262. * and put them in the queues.
  263. */
  264. rx_buf = rds_ring->rx_buf_arr;
  265. for (i = 0; i < rds_ring->num_desc; i++) {
  266. list_add_tail(&rx_buf->list,
  267. &rds_ring->free_list);
  268. rx_buf->ref_handle = i;
  269. rx_buf->state = NETXEN_BUFFER_FREE;
  270. rx_buf++;
  271. }
  272. spin_lock_init(&rds_ring->lock);
  273. }
  274. for (ring = 0; ring < adapter->max_sds_rings; ring++) {
  275. sds_ring = &recv_ctx->sds_rings[ring];
  276. sds_ring->irq = adapter->msix_entries[ring].vector;
  277. sds_ring->adapter = adapter;
  278. sds_ring->num_desc = adapter->num_rxd;
  279. for (i = 0; i < NUM_RCV_DESC_RINGS; i++)
  280. INIT_LIST_HEAD(&sds_ring->free_list[i]);
  281. }
  282. return 0;
  283. err_out:
  284. netxen_free_sw_resources(adapter);
  285. return -ENOMEM;
  286. }
  287. /*
  288. * netxen_decode_crb_addr(0 - utility to translate from internal Phantom CRB
  289. * address to external PCI CRB address.
  290. */
  291. static u32 netxen_decode_crb_addr(u32 addr)
  292. {
  293. int i;
  294. u32 base_addr, offset, pci_base;
  295. crb_addr_transform_setup();
  296. pci_base = NETXEN_ADDR_ERROR;
  297. base_addr = addr & 0xfff00000;
  298. offset = addr & 0x000fffff;
  299. for (i = 0; i < NETXEN_MAX_CRB_XFORM; i++) {
  300. if (crb_addr_xform[i] == base_addr) {
  301. pci_base = i << 20;
  302. break;
  303. }
  304. }
  305. if (pci_base == NETXEN_ADDR_ERROR)
  306. return pci_base;
  307. else
  308. return (pci_base + offset);
  309. }
  310. #define NETXEN_MAX_ROM_WAIT_USEC 100
  311. static int netxen_wait_rom_done(struct netxen_adapter *adapter)
  312. {
  313. long timeout = 0;
  314. long done = 0;
  315. cond_resched();
  316. while (done == 0) {
  317. done = NXRD32(adapter, NETXEN_ROMUSB_GLB_STATUS);
  318. done &= 2;
  319. if (++timeout >= NETXEN_MAX_ROM_WAIT_USEC) {
  320. dev_err(&adapter->pdev->dev,
  321. "Timeout reached waiting for rom done");
  322. return -EIO;
  323. }
  324. udelay(1);
  325. }
  326. return 0;
  327. }
  328. static int do_rom_fast_read(struct netxen_adapter *adapter,
  329. int addr, int *valp)
  330. {
  331. NXWR32(adapter, NETXEN_ROMUSB_ROM_ADDRESS, addr);
  332. NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  333. NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 3);
  334. NXWR32(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE, 0xb);
  335. if (netxen_wait_rom_done(adapter)) {
  336. printk("Error waiting for rom done\n");
  337. return -EIO;
  338. }
  339. /* reset abyte_cnt and dummy_byte_cnt */
  340. NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  341. udelay(10);
  342. NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  343. *valp = NXRD32(adapter, NETXEN_ROMUSB_ROM_RDATA);
  344. return 0;
  345. }
  346. static int do_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
  347. u8 *bytes, size_t size)
  348. {
  349. int addridx;
  350. int ret = 0;
  351. for (addridx = addr; addridx < (addr + size); addridx += 4) {
  352. int v;
  353. ret = do_rom_fast_read(adapter, addridx, &v);
  354. if (ret != 0)
  355. break;
  356. *(__le32 *)bytes = cpu_to_le32(v);
  357. bytes += 4;
  358. }
  359. return ret;
  360. }
  361. int
  362. netxen_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
  363. u8 *bytes, size_t size)
  364. {
  365. int ret;
  366. ret = netxen_rom_lock(adapter);
  367. if (ret < 0)
  368. return ret;
  369. ret = do_rom_fast_read_words(adapter, addr, bytes, size);
  370. netxen_rom_unlock(adapter);
  371. return ret;
  372. }
  373. int netxen_rom_fast_read(struct netxen_adapter *adapter, int addr, int *valp)
  374. {
  375. int ret;
  376. if (netxen_rom_lock(adapter) != 0)
  377. return -EIO;
  378. ret = do_rom_fast_read(adapter, addr, valp);
  379. netxen_rom_unlock(adapter);
  380. return ret;
  381. }
  382. #define NETXEN_BOARDTYPE 0x4008
  383. #define NETXEN_BOARDNUM 0x400c
  384. #define NETXEN_CHIPNUM 0x4010
  385. int netxen_pinit_from_rom(struct netxen_adapter *adapter)
  386. {
  387. int addr, val;
  388. int i, n, init_delay = 0;
  389. struct crb_addr_pair *buf;
  390. unsigned offset;
  391. u32 off;
  392. /* resetall */
  393. netxen_rom_lock(adapter);
  394. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0xffffffff);
  395. netxen_rom_unlock(adapter);
  396. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  397. if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
  398. (n != 0xcafecafe) ||
  399. netxen_rom_fast_read(adapter, 4, &n) != 0) {
  400. printk(KERN_ERR "%s: ERROR Reading crb_init area: "
  401. "n: %08x\n", netxen_nic_driver_name, n);
  402. return -EIO;
  403. }
  404. offset = n & 0xffffU;
  405. n = (n >> 16) & 0xffffU;
  406. } else {
  407. if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
  408. !(n & 0x80000000)) {
  409. printk(KERN_ERR "%s: ERROR Reading crb_init area: "
  410. "n: %08x\n", netxen_nic_driver_name, n);
  411. return -EIO;
  412. }
  413. offset = 1;
  414. n &= ~0x80000000;
  415. }
  416. if (n >= 1024) {
  417. printk(KERN_ERR "%s:n=0x%x Error! NetXen card flash not"
  418. " initialized.\n", __func__, n);
  419. return -EIO;
  420. }
  421. buf = kcalloc(n, sizeof(struct crb_addr_pair), GFP_KERNEL);
  422. if (buf == NULL) {
  423. printk("%s: netxen_pinit_from_rom: Unable to calloc memory.\n",
  424. netxen_nic_driver_name);
  425. return -ENOMEM;
  426. }
  427. for (i = 0; i < n; i++) {
  428. if (netxen_rom_fast_read(adapter, 8*i + 4*offset, &val) != 0 ||
  429. netxen_rom_fast_read(adapter, 8*i + 4*offset + 4, &addr) != 0) {
  430. kfree(buf);
  431. return -EIO;
  432. }
  433. buf[i].addr = addr;
  434. buf[i].data = val;
  435. }
  436. for (i = 0; i < n; i++) {
  437. off = netxen_decode_crb_addr(buf[i].addr);
  438. if (off == NETXEN_ADDR_ERROR) {
  439. printk(KERN_ERR"CRB init value out of range %x\n",
  440. buf[i].addr);
  441. continue;
  442. }
  443. off += NETXEN_PCI_CRBSPACE;
  444. if (off & 1)
  445. continue;
  446. /* skipping cold reboot MAGIC */
  447. if (off == NETXEN_CAM_RAM(0x1fc))
  448. continue;
  449. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  450. if (off == (NETXEN_CRB_I2C0 + 0x1c))
  451. continue;
  452. /* do not reset PCI */
  453. if (off == (ROMUSB_GLB + 0xbc))
  454. continue;
  455. if (off == (ROMUSB_GLB + 0xa8))
  456. continue;
  457. if (off == (ROMUSB_GLB + 0xc8)) /* core clock */
  458. continue;
  459. if (off == (ROMUSB_GLB + 0x24)) /* MN clock */
  460. continue;
  461. if (off == (ROMUSB_GLB + 0x1c)) /* MS clock */
  462. continue;
  463. if (off == (NETXEN_CRB_PEG_NET_1 + 0x18) &&
  464. !NX_IS_REVISION_P3P(adapter->ahw.revision_id))
  465. buf[i].data = 0x1020;
  466. /* skip the function enable register */
  467. if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION))
  468. continue;
  469. if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION2))
  470. continue;
  471. if ((off & 0x0ff00000) == NETXEN_CRB_SMB)
  472. continue;
  473. }
  474. init_delay = 1;
  475. /* After writing this register, HW needs time for CRB */
  476. /* to quiet down (else crb_window returns 0xffffffff) */
  477. if (off == NETXEN_ROMUSB_GLB_SW_RESET) {
  478. init_delay = 1000;
  479. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  480. /* hold xdma in reset also */
  481. buf[i].data = NETXEN_NIC_XDMA_RESET;
  482. buf[i].data = 0x8000ff;
  483. }
  484. }
  485. NXWR32(adapter, off, buf[i].data);
  486. msleep(init_delay);
  487. }
  488. kfree(buf);
  489. /* disable_peg_cache_all */
  490. /* unreset_net_cache */
  491. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  492. val = NXRD32(adapter, NETXEN_ROMUSB_GLB_SW_RESET);
  493. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, (val & 0xffffff0f));
  494. }
  495. /* p2dn replyCount */
  496. NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0xec, 0x1e);
  497. /* disable_peg_cache 0 */
  498. NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0x4c, 8);
  499. /* disable_peg_cache 1 */
  500. NXWR32(adapter, NETXEN_CRB_PEG_NET_I + 0x4c, 8);
  501. /* peg_clr_all */
  502. /* peg_clr 0 */
  503. NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0x8, 0);
  504. NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0xc, 0);
  505. /* peg_clr 1 */
  506. NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0x8, 0);
  507. NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0xc, 0);
  508. /* peg_clr 2 */
  509. NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0x8, 0);
  510. NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0xc, 0);
  511. /* peg_clr 3 */
  512. NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0x8, 0);
  513. NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0xc, 0);
  514. return 0;
  515. }
  516. static struct uni_table_desc *nx_get_table_desc(const u8 *unirom, int section)
  517. {
  518. uint32_t i;
  519. struct uni_table_desc *directory = (struct uni_table_desc *) &unirom[0];
  520. __le32 entries = cpu_to_le32(directory->num_entries);
  521. for (i = 0; i < entries; i++) {
  522. __le32 offs = cpu_to_le32(directory->findex) +
  523. (i * cpu_to_le32(directory->entry_size));
  524. __le32 tab_type = cpu_to_le32(*((u32 *)&unirom[offs] + 8));
  525. if (tab_type == section)
  526. return (struct uni_table_desc *) &unirom[offs];
  527. }
  528. return NULL;
  529. }
  530. static int
  531. nx_set_product_offs(struct netxen_adapter *adapter)
  532. {
  533. struct uni_table_desc *ptab_descr;
  534. const u8 *unirom = adapter->fw->data;
  535. uint32_t i;
  536. __le32 entries;
  537. ptab_descr = nx_get_table_desc(unirom, NX_UNI_DIR_SECT_PRODUCT_TBL);
  538. if (ptab_descr == NULL)
  539. return -1;
  540. entries = cpu_to_le32(ptab_descr->num_entries);
  541. for (i = 0; i < entries; i++) {
  542. __le32 flags, file_chiprev, offs;
  543. u8 chiprev = adapter->ahw.revision_id;
  544. int mn_present = netxen_p3_has_mn(adapter);
  545. uint32_t flagbit;
  546. offs = cpu_to_le32(ptab_descr->findex) +
  547. (i * cpu_to_le32(ptab_descr->entry_size));
  548. flags = cpu_to_le32(*((int *)&unirom[offs] + NX_UNI_FLAGS_OFF));
  549. file_chiprev = cpu_to_le32(*((int *)&unirom[offs] +
  550. NX_UNI_CHIP_REV_OFF));
  551. flagbit = mn_present ? 1 : 2;
  552. if ((chiprev == file_chiprev) &&
  553. ((1ULL << flagbit) & flags)) {
  554. adapter->file_prd_off = offs;
  555. return 0;
  556. }
  557. }
  558. return -1;
  559. }
  560. static struct uni_data_desc *nx_get_data_desc(struct netxen_adapter *adapter,
  561. u32 section, u32 idx_offset)
  562. {
  563. const u8 *unirom = adapter->fw->data;
  564. int idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
  565. idx_offset));
  566. struct uni_table_desc *tab_desc;
  567. __le32 offs;
  568. tab_desc = nx_get_table_desc(unirom, section);
  569. if (tab_desc == NULL)
  570. return NULL;
  571. offs = cpu_to_le32(tab_desc->findex) +
  572. (cpu_to_le32(tab_desc->entry_size) * idx);
  573. return (struct uni_data_desc *)&unirom[offs];
  574. }
  575. static u8 *
  576. nx_get_bootld_offs(struct netxen_adapter *adapter)
  577. {
  578. u32 offs = NETXEN_BOOTLD_START;
  579. if (adapter->fw_type == NX_UNIFIED_ROMIMAGE)
  580. offs = cpu_to_le32((nx_get_data_desc(adapter,
  581. NX_UNI_DIR_SECT_BOOTLD,
  582. NX_UNI_BOOTLD_IDX_OFF))->findex);
  583. return (u8 *)&adapter->fw->data[offs];
  584. }
  585. static u8 *
  586. nx_get_fw_offs(struct netxen_adapter *adapter)
  587. {
  588. u32 offs = NETXEN_IMAGE_START;
  589. if (adapter->fw_type == NX_UNIFIED_ROMIMAGE)
  590. offs = cpu_to_le32((nx_get_data_desc(adapter,
  591. NX_UNI_DIR_SECT_FW,
  592. NX_UNI_FIRMWARE_IDX_OFF))->findex);
  593. return (u8 *)&adapter->fw->data[offs];
  594. }
  595. static __le32
  596. nx_get_fw_size(struct netxen_adapter *adapter)
  597. {
  598. if (adapter->fw_type == NX_UNIFIED_ROMIMAGE)
  599. return cpu_to_le32((nx_get_data_desc(adapter,
  600. NX_UNI_DIR_SECT_FW,
  601. NX_UNI_FIRMWARE_IDX_OFF))->size);
  602. else
  603. return cpu_to_le32(
  604. *(u32 *)&adapter->fw->data[NX_FW_SIZE_OFFSET]);
  605. }
  606. static __le32
  607. nx_get_fw_version(struct netxen_adapter *adapter)
  608. {
  609. struct uni_data_desc *fw_data_desc;
  610. const struct firmware *fw = adapter->fw;
  611. __le32 major, minor, sub;
  612. const u8 *ver_str;
  613. int i, ret = 0;
  614. if (adapter->fw_type == NX_UNIFIED_ROMIMAGE) {
  615. fw_data_desc = nx_get_data_desc(adapter,
  616. NX_UNI_DIR_SECT_FW, NX_UNI_FIRMWARE_IDX_OFF);
  617. ver_str = fw->data + cpu_to_le32(fw_data_desc->findex) +
  618. cpu_to_le32(fw_data_desc->size) - 17;
  619. for (i = 0; i < 12; i++) {
  620. if (!strncmp(&ver_str[i], "REV=", 4)) {
  621. ret = sscanf(&ver_str[i+4], "%u.%u.%u ",
  622. &major, &minor, &sub);
  623. break;
  624. }
  625. }
  626. if (ret != 3)
  627. return 0;
  628. return major + (minor << 8) + (sub << 16);
  629. } else
  630. return cpu_to_le32(*(u32 *)&fw->data[NX_FW_VERSION_OFFSET]);
  631. }
  632. static __le32
  633. nx_get_bios_version(struct netxen_adapter *adapter)
  634. {
  635. const struct firmware *fw = adapter->fw;
  636. __le32 bios_ver, prd_off = adapter->file_prd_off;
  637. if (adapter->fw_type == NX_UNIFIED_ROMIMAGE) {
  638. bios_ver = cpu_to_le32(*((u32 *) (&fw->data[prd_off])
  639. + NX_UNI_BIOS_VERSION_OFF));
  640. return (bios_ver << 24) + ((bios_ver >> 8) & 0xff00) +
  641. (bios_ver >> 24);
  642. } else
  643. return cpu_to_le32(*(u32 *)&fw->data[NX_BIOS_VERSION_OFFSET]);
  644. }
  645. int
  646. netxen_need_fw_reset(struct netxen_adapter *adapter)
  647. {
  648. u32 count, old_count;
  649. u32 val, version, major, minor, build;
  650. int i, timeout;
  651. u8 fw_type;
  652. /* NX2031 firmware doesn't support heartbit */
  653. if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
  654. return 1;
  655. /* last attempt had failed */
  656. if (NXRD32(adapter, CRB_CMDPEG_STATE) == PHAN_INITIALIZE_FAILED)
  657. return 1;
  658. old_count = count = NXRD32(adapter, NETXEN_PEG_ALIVE_COUNTER);
  659. for (i = 0; i < 10; i++) {
  660. timeout = msleep_interruptible(200);
  661. if (timeout) {
  662. NXWR32(adapter, CRB_CMDPEG_STATE,
  663. PHAN_INITIALIZE_FAILED);
  664. return -EINTR;
  665. }
  666. count = NXRD32(adapter, NETXEN_PEG_ALIVE_COUNTER);
  667. if (count != old_count)
  668. break;
  669. }
  670. /* firmware is dead */
  671. if (count == old_count)
  672. return 1;
  673. /* check if we have got newer or different file firmware */
  674. if (adapter->fw) {
  675. val = nx_get_fw_version(adapter);
  676. version = NETXEN_DECODE_VERSION(val);
  677. major = NXRD32(adapter, NETXEN_FW_VERSION_MAJOR);
  678. minor = NXRD32(adapter, NETXEN_FW_VERSION_MINOR);
  679. build = NXRD32(adapter, NETXEN_FW_VERSION_SUB);
  680. if (version > NETXEN_VERSION_CODE(major, minor, build))
  681. return 1;
  682. if (version == NETXEN_VERSION_CODE(major, minor, build) &&
  683. adapter->fw_type != NX_UNIFIED_ROMIMAGE) {
  684. val = NXRD32(adapter, NETXEN_MIU_MN_CONTROL);
  685. fw_type = (val & 0x4) ?
  686. NX_P3_CT_ROMIMAGE : NX_P3_MN_ROMIMAGE;
  687. if (adapter->fw_type != fw_type)
  688. return 1;
  689. }
  690. }
  691. return 0;
  692. }
  693. static char *fw_name[] = {
  694. "nxromimg.bin", "nx3fwct.bin", "nx3fwmn.bin", "phanfw.bin", "flash",
  695. };
  696. int
  697. netxen_load_firmware(struct netxen_adapter *adapter)
  698. {
  699. u64 *ptr64;
  700. u32 i, flashaddr, size;
  701. const struct firmware *fw = adapter->fw;
  702. struct pci_dev *pdev = adapter->pdev;
  703. dev_info(&pdev->dev, "loading firmware from %s\n",
  704. fw_name[adapter->fw_type]);
  705. if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
  706. NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 1);
  707. if (fw) {
  708. __le64 data;
  709. size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 8;
  710. ptr64 = (u64 *)nx_get_bootld_offs(adapter);
  711. flashaddr = NETXEN_BOOTLD_START;
  712. for (i = 0; i < size; i++) {
  713. data = cpu_to_le64(ptr64[i]);
  714. if (adapter->pci_mem_write(adapter, flashaddr, data))
  715. return -EIO;
  716. flashaddr += 8;
  717. }
  718. size = (__force u32)nx_get_fw_size(adapter) / 8;
  719. ptr64 = (u64 *)nx_get_fw_offs(adapter);
  720. flashaddr = NETXEN_IMAGE_START;
  721. for (i = 0; i < size; i++) {
  722. data = cpu_to_le64(ptr64[i]);
  723. if (adapter->pci_mem_write(adapter,
  724. flashaddr, data))
  725. return -EIO;
  726. flashaddr += 8;
  727. }
  728. } else {
  729. u64 data;
  730. u32 hi, lo;
  731. size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 8;
  732. flashaddr = NETXEN_BOOTLD_START;
  733. for (i = 0; i < size; i++) {
  734. if (netxen_rom_fast_read(adapter,
  735. flashaddr, (int *)&lo) != 0)
  736. return -EIO;
  737. if (netxen_rom_fast_read(adapter,
  738. flashaddr + 4, (int *)&hi) != 0)
  739. return -EIO;
  740. /* hi, lo are already in host endian byteorder */
  741. data = (((u64)hi << 32) | lo);
  742. if (adapter->pci_mem_write(adapter,
  743. flashaddr, data))
  744. return -EIO;
  745. flashaddr += 8;
  746. }
  747. }
  748. msleep(1);
  749. if (NX_IS_REVISION_P3P(adapter->ahw.revision_id)) {
  750. NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0x18, 0x1020);
  751. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0x80001e);
  752. } else if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  753. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0x80001d);
  754. else {
  755. NXWR32(adapter, NETXEN_ROMUSB_GLB_CHIP_CLK_CTRL, 0x3fff);
  756. NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 0);
  757. }
  758. return 0;
  759. }
  760. static int
  761. netxen_validate_firmware(struct netxen_adapter *adapter)
  762. {
  763. __le32 val;
  764. u32 ver, min_ver, bios, min_size;
  765. struct pci_dev *pdev = adapter->pdev;
  766. const struct firmware *fw = adapter->fw;
  767. u8 fw_type = adapter->fw_type;
  768. if (fw_type == NX_UNIFIED_ROMIMAGE) {
  769. if (nx_set_product_offs(adapter))
  770. return -EINVAL;
  771. min_size = NX_UNI_FW_MIN_SIZE;
  772. } else {
  773. val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_MAGIC_OFFSET]);
  774. if ((__force u32)val != NETXEN_BDINFO_MAGIC)
  775. return -EINVAL;
  776. min_size = NX_FW_MIN_SIZE;
  777. }
  778. if (fw->size < min_size)
  779. return -EINVAL;
  780. val = nx_get_fw_version(adapter);
  781. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  782. min_ver = NETXEN_VERSION_CODE(4, 0, 216);
  783. else
  784. min_ver = NETXEN_VERSION_CODE(3, 4, 216);
  785. ver = NETXEN_DECODE_VERSION(val);
  786. if ((_major(ver) > _NETXEN_NIC_LINUX_MAJOR) || (ver < min_ver)) {
  787. dev_err(&pdev->dev,
  788. "%s: firmware version %d.%d.%d unsupported\n",
  789. fw_name[fw_type], _major(ver), _minor(ver), _build(ver));
  790. return -EINVAL;
  791. }
  792. val = nx_get_bios_version(adapter);
  793. netxen_rom_fast_read(adapter, NX_BIOS_VERSION_OFFSET, (int *)&bios);
  794. if ((__force u32)val != bios) {
  795. dev_err(&pdev->dev, "%s: firmware bios is incompatible\n",
  796. fw_name[fw_type]);
  797. return -EINVAL;
  798. }
  799. /* check if flashed firmware is newer */
  800. if (netxen_rom_fast_read(adapter,
  801. NX_FW_VERSION_OFFSET, (int *)&val))
  802. return -EIO;
  803. val = NETXEN_DECODE_VERSION(val);
  804. if (val > ver) {
  805. dev_info(&pdev->dev, "%s: firmware is older than flash\n",
  806. fw_name[fw_type]);
  807. return -EINVAL;
  808. }
  809. NXWR32(adapter, NETXEN_CAM_RAM(0x1fc), NETXEN_BDINFO_MAGIC);
  810. return 0;
  811. }
  812. static void
  813. nx_get_next_fwtype(struct netxen_adapter *adapter)
  814. {
  815. u8 fw_type;
  816. switch (adapter->fw_type) {
  817. case NX_UNKNOWN_ROMIMAGE:
  818. fw_type = NX_UNIFIED_ROMIMAGE;
  819. break;
  820. case NX_UNIFIED_ROMIMAGE:
  821. if (NX_IS_REVISION_P3P(adapter->ahw.revision_id))
  822. fw_type = NX_FLASH_ROMIMAGE;
  823. else if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
  824. fw_type = NX_P2_MN_ROMIMAGE;
  825. else if (netxen_p3_has_mn(adapter))
  826. fw_type = NX_P3_MN_ROMIMAGE;
  827. else
  828. fw_type = NX_P3_CT_ROMIMAGE;
  829. break;
  830. case NX_P3_MN_ROMIMAGE:
  831. fw_type = NX_P3_CT_ROMIMAGE;
  832. break;
  833. case NX_P2_MN_ROMIMAGE:
  834. case NX_P3_CT_ROMIMAGE:
  835. default:
  836. fw_type = NX_FLASH_ROMIMAGE;
  837. break;
  838. }
  839. adapter->fw_type = fw_type;
  840. }
  841. static int
  842. netxen_p3_has_mn(struct netxen_adapter *adapter)
  843. {
  844. u32 capability, flashed_ver;
  845. capability = 0;
  846. netxen_rom_fast_read(adapter,
  847. NX_FW_VERSION_OFFSET, (int *)&flashed_ver);
  848. flashed_ver = NETXEN_DECODE_VERSION(flashed_ver);
  849. if (flashed_ver >= NETXEN_VERSION_CODE(4, 0, 220)) {
  850. capability = NXRD32(adapter, NX_PEG_TUNE_CAPABILITY);
  851. if (capability & NX_PEG_TUNE_MN_PRESENT)
  852. return 1;
  853. }
  854. return 0;
  855. }
  856. void netxen_request_firmware(struct netxen_adapter *adapter)
  857. {
  858. struct pci_dev *pdev = adapter->pdev;
  859. int rc = 0;
  860. adapter->fw_type = NX_UNKNOWN_ROMIMAGE;
  861. next:
  862. nx_get_next_fwtype(adapter);
  863. if (adapter->fw_type == NX_FLASH_ROMIMAGE) {
  864. adapter->fw = NULL;
  865. } else {
  866. rc = request_firmware(&adapter->fw,
  867. fw_name[adapter->fw_type], &pdev->dev);
  868. if (rc != 0)
  869. goto next;
  870. rc = netxen_validate_firmware(adapter);
  871. if (rc != 0) {
  872. release_firmware(adapter->fw);
  873. msleep(1);
  874. goto next;
  875. }
  876. }
  877. }
  878. void
  879. netxen_release_firmware(struct netxen_adapter *adapter)
  880. {
  881. if (adapter->fw)
  882. release_firmware(adapter->fw);
  883. adapter->fw = NULL;
  884. }
  885. int netxen_init_dummy_dma(struct netxen_adapter *adapter)
  886. {
  887. u64 addr;
  888. u32 hi, lo;
  889. if (!NX_IS_REVISION_P2(adapter->ahw.revision_id))
  890. return 0;
  891. adapter->dummy_dma.addr = pci_alloc_consistent(adapter->pdev,
  892. NETXEN_HOST_DUMMY_DMA_SIZE,
  893. &adapter->dummy_dma.phys_addr);
  894. if (adapter->dummy_dma.addr == NULL) {
  895. dev_err(&adapter->pdev->dev,
  896. "ERROR: Could not allocate dummy DMA memory\n");
  897. return -ENOMEM;
  898. }
  899. addr = (uint64_t) adapter->dummy_dma.phys_addr;
  900. hi = (addr >> 32) & 0xffffffff;
  901. lo = addr & 0xffffffff;
  902. NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_HI, hi);
  903. NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_LO, lo);
  904. return 0;
  905. }
  906. /*
  907. * NetXen DMA watchdog control:
  908. *
  909. * Bit 0 : enabled => R/O: 1 watchdog active, 0 inactive
  910. * Bit 1 : disable_request => 1 req disable dma watchdog
  911. * Bit 2 : enable_request => 1 req enable dma watchdog
  912. * Bit 3-31 : unused
  913. */
  914. void netxen_free_dummy_dma(struct netxen_adapter *adapter)
  915. {
  916. int i = 100;
  917. u32 ctrl;
  918. if (!NX_IS_REVISION_P2(adapter->ahw.revision_id))
  919. return;
  920. if (!adapter->dummy_dma.addr)
  921. return;
  922. ctrl = NXRD32(adapter, NETXEN_DMA_WATCHDOG_CTRL);
  923. if ((ctrl & 0x1) != 0) {
  924. NXWR32(adapter, NETXEN_DMA_WATCHDOG_CTRL, (ctrl | 0x2));
  925. while ((ctrl & 0x1) != 0) {
  926. msleep(50);
  927. ctrl = NXRD32(adapter, NETXEN_DMA_WATCHDOG_CTRL);
  928. if (--i == 0)
  929. break;
  930. };
  931. }
  932. if (i) {
  933. pci_free_consistent(adapter->pdev,
  934. NETXEN_HOST_DUMMY_DMA_SIZE,
  935. adapter->dummy_dma.addr,
  936. adapter->dummy_dma.phys_addr);
  937. adapter->dummy_dma.addr = NULL;
  938. } else
  939. dev_err(&adapter->pdev->dev, "dma_watchdog_shutdown failed\n");
  940. }
  941. int netxen_phantom_init(struct netxen_adapter *adapter, int pegtune_val)
  942. {
  943. u32 val = 0;
  944. int retries = 60;
  945. if (pegtune_val)
  946. return 0;
  947. do {
  948. val = NXRD32(adapter, CRB_CMDPEG_STATE);
  949. switch (val) {
  950. case PHAN_INITIALIZE_COMPLETE:
  951. case PHAN_INITIALIZE_ACK:
  952. return 0;
  953. case PHAN_INITIALIZE_FAILED:
  954. goto out_err;
  955. default:
  956. break;
  957. }
  958. msleep(500);
  959. } while (--retries);
  960. NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_FAILED);
  961. out_err:
  962. dev_warn(&adapter->pdev->dev, "firmware init failed\n");
  963. return -EIO;
  964. }
  965. static int
  966. netxen_receive_peg_ready(struct netxen_adapter *adapter)
  967. {
  968. u32 val = 0;
  969. int retries = 2000;
  970. do {
  971. val = NXRD32(adapter, CRB_RCVPEG_STATE);
  972. if (val == PHAN_PEG_RCV_INITIALIZED)
  973. return 0;
  974. msleep(10);
  975. } while (--retries);
  976. if (!retries) {
  977. printk(KERN_ERR "Receive Peg initialization not "
  978. "complete, state: 0x%x.\n", val);
  979. return -EIO;
  980. }
  981. return 0;
  982. }
  983. int netxen_init_firmware(struct netxen_adapter *adapter)
  984. {
  985. int err;
  986. err = netxen_receive_peg_ready(adapter);
  987. if (err)
  988. return err;
  989. NXWR32(adapter, CRB_NIC_CAPABILITIES_HOST, INTR_SCHEME_PERPORT);
  990. NXWR32(adapter, CRB_NIC_MSI_MODE_HOST, MSI_MODE_MULTIFUNC);
  991. NXWR32(adapter, CRB_MPORT_MODE, MPORT_MULTI_FUNCTION_MODE);
  992. NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_ACK);
  993. return err;
  994. }
  995. static void
  996. netxen_handle_linkevent(struct netxen_adapter *adapter, nx_fw_msg_t *msg)
  997. {
  998. u32 cable_OUI;
  999. u16 cable_len;
  1000. u16 link_speed;
  1001. u8 link_status, module, duplex, autoneg;
  1002. struct net_device *netdev = adapter->netdev;
  1003. adapter->has_link_events = 1;
  1004. cable_OUI = msg->body[1] & 0xffffffff;
  1005. cable_len = (msg->body[1] >> 32) & 0xffff;
  1006. link_speed = (msg->body[1] >> 48) & 0xffff;
  1007. link_status = msg->body[2] & 0xff;
  1008. duplex = (msg->body[2] >> 16) & 0xff;
  1009. autoneg = (msg->body[2] >> 24) & 0xff;
  1010. module = (msg->body[2] >> 8) & 0xff;
  1011. if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLE) {
  1012. printk(KERN_INFO "%s: unsupported cable: OUI 0x%x, length %d\n",
  1013. netdev->name, cable_OUI, cable_len);
  1014. } else if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLELEN) {
  1015. printk(KERN_INFO "%s: unsupported cable length %d\n",
  1016. netdev->name, cable_len);
  1017. }
  1018. netxen_advert_link_change(adapter, link_status);
  1019. /* update link parameters */
  1020. if (duplex == LINKEVENT_FULL_DUPLEX)
  1021. adapter->link_duplex = DUPLEX_FULL;
  1022. else
  1023. adapter->link_duplex = DUPLEX_HALF;
  1024. adapter->module_type = module;
  1025. adapter->link_autoneg = autoneg;
  1026. adapter->link_speed = link_speed;
  1027. }
  1028. static void
  1029. netxen_handle_fw_message(int desc_cnt, int index,
  1030. struct nx_host_sds_ring *sds_ring)
  1031. {
  1032. nx_fw_msg_t msg;
  1033. struct status_desc *desc;
  1034. int i = 0, opcode;
  1035. while (desc_cnt > 0 && i < 8) {
  1036. desc = &sds_ring->desc_head[index];
  1037. msg.words[i++] = le64_to_cpu(desc->status_desc_data[0]);
  1038. msg.words[i++] = le64_to_cpu(desc->status_desc_data[1]);
  1039. index = get_next_index(index, sds_ring->num_desc);
  1040. desc_cnt--;
  1041. }
  1042. opcode = netxen_get_nic_msg_opcode(msg.body[0]);
  1043. switch (opcode) {
  1044. case NX_NIC_C2H_OPCODE_GET_LINKEVENT_RESPONSE:
  1045. netxen_handle_linkevent(sds_ring->adapter, &msg);
  1046. break;
  1047. default:
  1048. break;
  1049. }
  1050. }
  1051. static int
  1052. netxen_alloc_rx_skb(struct netxen_adapter *adapter,
  1053. struct nx_host_rds_ring *rds_ring,
  1054. struct netxen_rx_buffer *buffer)
  1055. {
  1056. struct sk_buff *skb;
  1057. dma_addr_t dma;
  1058. struct pci_dev *pdev = adapter->pdev;
  1059. buffer->skb = dev_alloc_skb(rds_ring->skb_size);
  1060. if (!buffer->skb)
  1061. return 1;
  1062. skb = buffer->skb;
  1063. if (!adapter->ahw.cut_through)
  1064. skb_reserve(skb, 2);
  1065. dma = pci_map_single(pdev, skb->data,
  1066. rds_ring->dma_size, PCI_DMA_FROMDEVICE);
  1067. if (pci_dma_mapping_error(pdev, dma)) {
  1068. dev_kfree_skb_any(skb);
  1069. buffer->skb = NULL;
  1070. return 1;
  1071. }
  1072. buffer->skb = skb;
  1073. buffer->dma = dma;
  1074. buffer->state = NETXEN_BUFFER_BUSY;
  1075. return 0;
  1076. }
  1077. static struct sk_buff *netxen_process_rxbuf(struct netxen_adapter *adapter,
  1078. struct nx_host_rds_ring *rds_ring, u16 index, u16 cksum)
  1079. {
  1080. struct netxen_rx_buffer *buffer;
  1081. struct sk_buff *skb;
  1082. buffer = &rds_ring->rx_buf_arr[index];
  1083. pci_unmap_single(adapter->pdev, buffer->dma, rds_ring->dma_size,
  1084. PCI_DMA_FROMDEVICE);
  1085. skb = buffer->skb;
  1086. if (!skb)
  1087. goto no_skb;
  1088. if (likely(adapter->rx_csum && cksum == STATUS_CKSUM_OK)) {
  1089. adapter->stats.csummed++;
  1090. skb->ip_summed = CHECKSUM_UNNECESSARY;
  1091. } else
  1092. skb->ip_summed = CHECKSUM_NONE;
  1093. skb->dev = adapter->netdev;
  1094. buffer->skb = NULL;
  1095. no_skb:
  1096. buffer->state = NETXEN_BUFFER_FREE;
  1097. return skb;
  1098. }
  1099. static struct netxen_rx_buffer *
  1100. netxen_process_rcv(struct netxen_adapter *adapter,
  1101. struct nx_host_sds_ring *sds_ring,
  1102. int ring, u64 sts_data0)
  1103. {
  1104. struct net_device *netdev = adapter->netdev;
  1105. struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
  1106. struct netxen_rx_buffer *buffer;
  1107. struct sk_buff *skb;
  1108. struct nx_host_rds_ring *rds_ring;
  1109. int index, length, cksum, pkt_offset;
  1110. if (unlikely(ring >= adapter->max_rds_rings))
  1111. return NULL;
  1112. rds_ring = &recv_ctx->rds_rings[ring];
  1113. index = netxen_get_sts_refhandle(sts_data0);
  1114. if (unlikely(index >= rds_ring->num_desc))
  1115. return NULL;
  1116. buffer = &rds_ring->rx_buf_arr[index];
  1117. length = netxen_get_sts_totallength(sts_data0);
  1118. cksum = netxen_get_sts_status(sts_data0);
  1119. pkt_offset = netxen_get_sts_pkt_offset(sts_data0);
  1120. skb = netxen_process_rxbuf(adapter, rds_ring, index, cksum);
  1121. if (!skb)
  1122. return buffer;
  1123. if (length > rds_ring->skb_size)
  1124. skb_put(skb, rds_ring->skb_size);
  1125. else
  1126. skb_put(skb, length);
  1127. if (pkt_offset)
  1128. skb_pull(skb, pkt_offset);
  1129. skb->truesize = skb->len + sizeof(struct sk_buff);
  1130. skb->protocol = eth_type_trans(skb, netdev);
  1131. napi_gro_receive(&sds_ring->napi, skb);
  1132. adapter->stats.rx_pkts++;
  1133. adapter->stats.rxbytes += length;
  1134. return buffer;
  1135. }
  1136. #define TCP_HDR_SIZE 20
  1137. #define TCP_TS_OPTION_SIZE 12
  1138. #define TCP_TS_HDR_SIZE (TCP_HDR_SIZE + TCP_TS_OPTION_SIZE)
  1139. static struct netxen_rx_buffer *
  1140. netxen_process_lro(struct netxen_adapter *adapter,
  1141. struct nx_host_sds_ring *sds_ring,
  1142. int ring, u64 sts_data0, u64 sts_data1)
  1143. {
  1144. struct net_device *netdev = adapter->netdev;
  1145. struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
  1146. struct netxen_rx_buffer *buffer;
  1147. struct sk_buff *skb;
  1148. struct nx_host_rds_ring *rds_ring;
  1149. struct iphdr *iph;
  1150. struct tcphdr *th;
  1151. bool push, timestamp;
  1152. int l2_hdr_offset, l4_hdr_offset;
  1153. int index;
  1154. u16 lro_length, length, data_offset;
  1155. u32 seq_number;
  1156. if (unlikely(ring > adapter->max_rds_rings))
  1157. return NULL;
  1158. rds_ring = &recv_ctx->rds_rings[ring];
  1159. index = netxen_get_lro_sts_refhandle(sts_data0);
  1160. if (unlikely(index > rds_ring->num_desc))
  1161. return NULL;
  1162. buffer = &rds_ring->rx_buf_arr[index];
  1163. timestamp = netxen_get_lro_sts_timestamp(sts_data0);
  1164. lro_length = netxen_get_lro_sts_length(sts_data0);
  1165. l2_hdr_offset = netxen_get_lro_sts_l2_hdr_offset(sts_data0);
  1166. l4_hdr_offset = netxen_get_lro_sts_l4_hdr_offset(sts_data0);
  1167. push = netxen_get_lro_sts_push_flag(sts_data0);
  1168. seq_number = netxen_get_lro_sts_seq_number(sts_data1);
  1169. skb = netxen_process_rxbuf(adapter, rds_ring, index, STATUS_CKSUM_OK);
  1170. if (!skb)
  1171. return buffer;
  1172. if (timestamp)
  1173. data_offset = l4_hdr_offset + TCP_TS_HDR_SIZE;
  1174. else
  1175. data_offset = l4_hdr_offset + TCP_HDR_SIZE;
  1176. skb_put(skb, lro_length + data_offset);
  1177. skb->truesize = skb->len + sizeof(struct sk_buff) + skb_headroom(skb);
  1178. skb_pull(skb, l2_hdr_offset);
  1179. skb->protocol = eth_type_trans(skb, netdev);
  1180. iph = (struct iphdr *)skb->data;
  1181. th = (struct tcphdr *)(skb->data + (iph->ihl << 2));
  1182. length = (iph->ihl << 2) + (th->doff << 2) + lro_length;
  1183. iph->tot_len = htons(length);
  1184. iph->check = 0;
  1185. iph->check = ip_fast_csum((unsigned char *)iph, iph->ihl);
  1186. th->psh = push;
  1187. th->seq = htonl(seq_number);
  1188. length = skb->len;
  1189. netif_receive_skb(skb);
  1190. adapter->stats.lro_pkts++;
  1191. adapter->stats.rxbytes += length;
  1192. return buffer;
  1193. }
  1194. #define netxen_merge_rx_buffers(list, head) \
  1195. do { list_splice_tail_init(list, head); } while (0);
  1196. int
  1197. netxen_process_rcv_ring(struct nx_host_sds_ring *sds_ring, int max)
  1198. {
  1199. struct netxen_adapter *adapter = sds_ring->adapter;
  1200. struct list_head *cur;
  1201. struct status_desc *desc;
  1202. struct netxen_rx_buffer *rxbuf;
  1203. u32 consumer = sds_ring->consumer;
  1204. int count = 0;
  1205. u64 sts_data0, sts_data1;
  1206. int opcode, ring = 0, desc_cnt;
  1207. while (count < max) {
  1208. desc = &sds_ring->desc_head[consumer];
  1209. sts_data0 = le64_to_cpu(desc->status_desc_data[0]);
  1210. if (!(sts_data0 & STATUS_OWNER_HOST))
  1211. break;
  1212. desc_cnt = netxen_get_sts_desc_cnt(sts_data0);
  1213. opcode = netxen_get_sts_opcode(sts_data0);
  1214. switch (opcode) {
  1215. case NETXEN_NIC_RXPKT_DESC:
  1216. case NETXEN_OLD_RXPKT_DESC:
  1217. case NETXEN_NIC_SYN_OFFLOAD:
  1218. ring = netxen_get_sts_type(sts_data0);
  1219. rxbuf = netxen_process_rcv(adapter, sds_ring,
  1220. ring, sts_data0);
  1221. break;
  1222. case NETXEN_NIC_LRO_DESC:
  1223. ring = netxen_get_lro_sts_type(sts_data0);
  1224. sts_data1 = le64_to_cpu(desc->status_desc_data[1]);
  1225. rxbuf = netxen_process_lro(adapter, sds_ring,
  1226. ring, sts_data0, sts_data1);
  1227. break;
  1228. case NETXEN_NIC_RESPONSE_DESC:
  1229. netxen_handle_fw_message(desc_cnt, consumer, sds_ring);
  1230. default:
  1231. goto skip;
  1232. }
  1233. WARN_ON(desc_cnt > 1);
  1234. if (rxbuf)
  1235. list_add_tail(&rxbuf->list, &sds_ring->free_list[ring]);
  1236. skip:
  1237. for (; desc_cnt > 0; desc_cnt--) {
  1238. desc = &sds_ring->desc_head[consumer];
  1239. desc->status_desc_data[0] =
  1240. cpu_to_le64(STATUS_OWNER_PHANTOM);
  1241. consumer = get_next_index(consumer, sds_ring->num_desc);
  1242. }
  1243. count++;
  1244. }
  1245. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  1246. struct nx_host_rds_ring *rds_ring =
  1247. &adapter->recv_ctx.rds_rings[ring];
  1248. if (!list_empty(&sds_ring->free_list[ring])) {
  1249. list_for_each(cur, &sds_ring->free_list[ring]) {
  1250. rxbuf = list_entry(cur,
  1251. struct netxen_rx_buffer, list);
  1252. netxen_alloc_rx_skb(adapter, rds_ring, rxbuf);
  1253. }
  1254. spin_lock(&rds_ring->lock);
  1255. netxen_merge_rx_buffers(&sds_ring->free_list[ring],
  1256. &rds_ring->free_list);
  1257. spin_unlock(&rds_ring->lock);
  1258. }
  1259. netxen_post_rx_buffers_nodb(adapter, rds_ring);
  1260. }
  1261. if (count) {
  1262. sds_ring->consumer = consumer;
  1263. NXWRIO(adapter, sds_ring->crb_sts_consumer, consumer);
  1264. }
  1265. return count;
  1266. }
  1267. /* Process Command status ring */
  1268. int netxen_process_cmd_ring(struct netxen_adapter *adapter)
  1269. {
  1270. u32 sw_consumer, hw_consumer;
  1271. int count = 0, i;
  1272. struct netxen_cmd_buffer *buffer;
  1273. struct pci_dev *pdev = adapter->pdev;
  1274. struct net_device *netdev = adapter->netdev;
  1275. struct netxen_skb_frag *frag;
  1276. int done = 0;
  1277. struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
  1278. if (!spin_trylock(&adapter->tx_clean_lock))
  1279. return 1;
  1280. sw_consumer = tx_ring->sw_consumer;
  1281. hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
  1282. while (sw_consumer != hw_consumer) {
  1283. buffer = &tx_ring->cmd_buf_arr[sw_consumer];
  1284. if (buffer->skb) {
  1285. frag = &buffer->frag_array[0];
  1286. pci_unmap_single(pdev, frag->dma, frag->length,
  1287. PCI_DMA_TODEVICE);
  1288. frag->dma = 0ULL;
  1289. for (i = 1; i < buffer->frag_count; i++) {
  1290. frag++; /* Get the next frag */
  1291. pci_unmap_page(pdev, frag->dma, frag->length,
  1292. PCI_DMA_TODEVICE);
  1293. frag->dma = 0ULL;
  1294. }
  1295. adapter->stats.xmitfinished++;
  1296. dev_kfree_skb_any(buffer->skb);
  1297. buffer->skb = NULL;
  1298. }
  1299. sw_consumer = get_next_index(sw_consumer, tx_ring->num_desc);
  1300. if (++count >= MAX_STATUS_HANDLE)
  1301. break;
  1302. }
  1303. if (count && netif_running(netdev)) {
  1304. tx_ring->sw_consumer = sw_consumer;
  1305. smp_mb();
  1306. if (netif_queue_stopped(netdev) && netif_carrier_ok(netdev)) {
  1307. __netif_tx_lock(tx_ring->txq, smp_processor_id());
  1308. if (netxen_tx_avail(tx_ring) > TX_STOP_THRESH) {
  1309. netif_wake_queue(netdev);
  1310. adapter->tx_timeo_cnt = 0;
  1311. }
  1312. __netif_tx_unlock(tx_ring->txq);
  1313. }
  1314. }
  1315. /*
  1316. * If everything is freed up to consumer then check if the ring is full
  1317. * If the ring is full then check if more needs to be freed and
  1318. * schedule the call back again.
  1319. *
  1320. * This happens when there are 2 CPUs. One could be freeing and the
  1321. * other filling it. If the ring is full when we get out of here and
  1322. * the card has already interrupted the host then the host can miss the
  1323. * interrupt.
  1324. *
  1325. * There is still a possible race condition and the host could miss an
  1326. * interrupt. The card has to take care of this.
  1327. */
  1328. hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
  1329. done = (sw_consumer == hw_consumer);
  1330. spin_unlock(&adapter->tx_clean_lock);
  1331. return (done);
  1332. }
  1333. void
  1334. netxen_post_rx_buffers(struct netxen_adapter *adapter, u32 ringid,
  1335. struct nx_host_rds_ring *rds_ring)
  1336. {
  1337. struct rcv_desc *pdesc;
  1338. struct netxen_rx_buffer *buffer;
  1339. int producer, count = 0;
  1340. netxen_ctx_msg msg = 0;
  1341. struct list_head *head;
  1342. producer = rds_ring->producer;
  1343. spin_lock(&rds_ring->lock);
  1344. head = &rds_ring->free_list;
  1345. while (!list_empty(head)) {
  1346. buffer = list_entry(head->next, struct netxen_rx_buffer, list);
  1347. if (!buffer->skb) {
  1348. if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
  1349. break;
  1350. }
  1351. count++;
  1352. list_del(&buffer->list);
  1353. /* make a rcv descriptor */
  1354. pdesc = &rds_ring->desc_head[producer];
  1355. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1356. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1357. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1358. producer = get_next_index(producer, rds_ring->num_desc);
  1359. }
  1360. spin_unlock(&rds_ring->lock);
  1361. if (count) {
  1362. rds_ring->producer = producer;
  1363. NXWRIO(adapter, rds_ring->crb_rcv_producer,
  1364. (producer-1) & (rds_ring->num_desc-1));
  1365. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  1366. /*
  1367. * Write a doorbell msg to tell phanmon of change in
  1368. * receive ring producer
  1369. * Only for firmware version < 4.0.0
  1370. */
  1371. netxen_set_msg_peg_id(msg, NETXEN_RCV_PEG_DB_ID);
  1372. netxen_set_msg_privid(msg);
  1373. netxen_set_msg_count(msg,
  1374. ((producer - 1) &
  1375. (rds_ring->num_desc - 1)));
  1376. netxen_set_msg_ctxid(msg, adapter->portnum);
  1377. netxen_set_msg_opcode(msg, NETXEN_RCV_PRODUCER(ringid));
  1378. NXWRIO(adapter, DB_NORMALIZE(adapter,
  1379. NETXEN_RCV_PRODUCER_OFFSET), msg);
  1380. }
  1381. }
  1382. }
  1383. static void
  1384. netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
  1385. struct nx_host_rds_ring *rds_ring)
  1386. {
  1387. struct rcv_desc *pdesc;
  1388. struct netxen_rx_buffer *buffer;
  1389. int producer, count = 0;
  1390. struct list_head *head;
  1391. producer = rds_ring->producer;
  1392. if (!spin_trylock(&rds_ring->lock))
  1393. return;
  1394. head = &rds_ring->free_list;
  1395. while (!list_empty(head)) {
  1396. buffer = list_entry(head->next, struct netxen_rx_buffer, list);
  1397. if (!buffer->skb) {
  1398. if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
  1399. break;
  1400. }
  1401. count++;
  1402. list_del(&buffer->list);
  1403. /* make a rcv descriptor */
  1404. pdesc = &rds_ring->desc_head[producer];
  1405. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1406. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1407. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1408. producer = get_next_index(producer, rds_ring->num_desc);
  1409. }
  1410. if (count) {
  1411. rds_ring->producer = producer;
  1412. NXWRIO(adapter, rds_ring->crb_rcv_producer,
  1413. (producer - 1) & (rds_ring->num_desc - 1));
  1414. }
  1415. spin_unlock(&rds_ring->lock);
  1416. }
  1417. void netxen_nic_clear_stats(struct netxen_adapter *adapter)
  1418. {
  1419. memset(&adapter->stats, 0, sizeof(adapter->stats));
  1420. return;
  1421. }