iwch_provider.h 9.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358
  1. /*
  2. * Copyright (c) 2006 Chelsio, Inc. All rights reserved.
  3. *
  4. * This software is available to you under a choice of one of two
  5. * licenses. You may choose to be licensed under the terms of the GNU
  6. * General Public License (GPL) Version 2, available from the file
  7. * COPYING in the main directory of this source tree, or the
  8. * OpenIB.org BSD license below:
  9. *
  10. * Redistribution and use in source and binary forms, with or
  11. * without modification, are permitted provided that the following
  12. * conditions are met:
  13. *
  14. * - Redistributions of source code must retain the above
  15. * copyright notice, this list of conditions and the following
  16. * disclaimer.
  17. *
  18. * - Redistributions in binary form must reproduce the above
  19. * copyright notice, this list of conditions and the following
  20. * disclaimer in the documentation and/or other materials
  21. * provided with the distribution.
  22. *
  23. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  24. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  25. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  26. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  27. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  28. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  29. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  30. * SOFTWARE.
  31. */
  32. #ifndef __IWCH_PROVIDER_H__
  33. #define __IWCH_PROVIDER_H__
  34. #include <linux/list.h>
  35. #include <linux/spinlock.h>
  36. #include <rdma/ib_verbs.h>
  37. #include <asm/types.h>
  38. #include "t3cdev.h"
  39. #include "iwch.h"
  40. #include "cxio_wr.h"
  41. #include "cxio_hal.h"
  42. struct iwch_pd {
  43. struct ib_pd ibpd;
  44. u32 pdid;
  45. struct iwch_dev *rhp;
  46. };
  47. static inline struct iwch_pd *to_iwch_pd(struct ib_pd *ibpd)
  48. {
  49. return container_of(ibpd, struct iwch_pd, ibpd);
  50. }
  51. struct tpt_attributes {
  52. u32 stag;
  53. u32 state:1;
  54. u32 type:2;
  55. u32 rsvd:1;
  56. enum tpt_mem_perm perms;
  57. u32 remote_invaliate_disable:1;
  58. u32 zbva:1;
  59. u32 mw_bind_enable:1;
  60. u32 page_size:5;
  61. u32 pdid;
  62. u32 qpid;
  63. u32 pbl_addr;
  64. u32 len;
  65. u64 va_fbo;
  66. u32 pbl_size;
  67. };
  68. struct iwch_mr {
  69. struct ib_mr ibmr;
  70. struct iwch_dev *rhp;
  71. u64 kva;
  72. struct tpt_attributes attr;
  73. };
  74. typedef struct iwch_mw iwch_mw_handle;
  75. static inline struct iwch_mr *to_iwch_mr(struct ib_mr *ibmr)
  76. {
  77. return container_of(ibmr, struct iwch_mr, ibmr);
  78. }
  79. struct iwch_mw {
  80. struct ib_mw ibmw;
  81. struct iwch_dev *rhp;
  82. u64 kva;
  83. struct tpt_attributes attr;
  84. };
  85. static inline struct iwch_mw *to_iwch_mw(struct ib_mw *ibmw)
  86. {
  87. return container_of(ibmw, struct iwch_mw, ibmw);
  88. }
  89. struct iwch_cq {
  90. struct ib_cq ibcq;
  91. struct iwch_dev *rhp;
  92. struct t3_cq cq;
  93. spinlock_t lock;
  94. atomic_t refcnt;
  95. wait_queue_head_t wait;
  96. u32 __user *user_rptr_addr;
  97. };
  98. static inline struct iwch_cq *to_iwch_cq(struct ib_cq *ibcq)
  99. {
  100. return container_of(ibcq, struct iwch_cq, ibcq);
  101. }
  102. enum IWCH_QP_FLAGS {
  103. QP_QUIESCED = 0x01
  104. };
  105. struct iwch_mpa_attributes {
  106. u8 recv_marker_enabled;
  107. u8 xmit_marker_enabled; /* iWARP: enable inbound Read Resp. */
  108. u8 crc_enabled;
  109. u8 version; /* 0 or 1 */
  110. };
  111. struct iwch_qp_attributes {
  112. u32 scq;
  113. u32 rcq;
  114. u32 sq_num_entries;
  115. u32 rq_num_entries;
  116. u32 sq_max_sges;
  117. u32 sq_max_sges_rdma_write;
  118. u32 rq_max_sges;
  119. u32 state;
  120. u8 enable_rdma_read;
  121. u8 enable_rdma_write; /* enable inbound Read Resp. */
  122. u8 enable_bind;
  123. u8 enable_mmid0_fastreg; /* Enable STAG0 + Fast-register */
  124. /*
  125. * Next QP state. If specify the current state, only the
  126. * QP attributes will be modified.
  127. */
  128. u32 max_ord;
  129. u32 max_ird;
  130. u32 pd; /* IN */
  131. u32 next_state;
  132. char terminate_buffer[52];
  133. u32 terminate_msg_len;
  134. u8 is_terminate_local;
  135. struct iwch_mpa_attributes mpa_attr; /* IN-OUT */
  136. struct iwch_ep *llp_stream_handle;
  137. char *stream_msg_buf; /* Last stream msg. before Idle -> RTS */
  138. u32 stream_msg_buf_len; /* Only on Idle -> RTS */
  139. };
  140. struct iwch_qp {
  141. struct ib_qp ibqp;
  142. struct iwch_dev *rhp;
  143. struct iwch_ep *ep;
  144. struct iwch_qp_attributes attr;
  145. struct t3_wq wq;
  146. spinlock_t lock;
  147. atomic_t refcnt;
  148. wait_queue_head_t wait;
  149. enum IWCH_QP_FLAGS flags;
  150. struct timer_list timer;
  151. };
  152. static inline int qp_quiesced(struct iwch_qp *qhp)
  153. {
  154. return qhp->flags & QP_QUIESCED;
  155. }
  156. static inline struct iwch_qp *to_iwch_qp(struct ib_qp *ibqp)
  157. {
  158. return container_of(ibqp, struct iwch_qp, ibqp);
  159. }
  160. void iwch_qp_add_ref(struct ib_qp *qp);
  161. void iwch_qp_rem_ref(struct ib_qp *qp);
  162. struct iwch_ucontext {
  163. struct ib_ucontext ibucontext;
  164. struct cxio_ucontext uctx;
  165. u32 key;
  166. spinlock_t mmap_lock;
  167. struct list_head mmaps;
  168. };
  169. static inline struct iwch_ucontext *to_iwch_ucontext(struct ib_ucontext *c)
  170. {
  171. return container_of(c, struct iwch_ucontext, ibucontext);
  172. }
  173. struct iwch_mm_entry {
  174. struct list_head entry;
  175. u64 addr;
  176. u32 key;
  177. unsigned len;
  178. };
  179. static inline struct iwch_mm_entry *remove_mmap(struct iwch_ucontext *ucontext,
  180. u32 key, unsigned len)
  181. {
  182. struct list_head *pos, *nxt;
  183. struct iwch_mm_entry *mm;
  184. spin_lock(&ucontext->mmap_lock);
  185. list_for_each_safe(pos, nxt, &ucontext->mmaps) {
  186. mm = list_entry(pos, struct iwch_mm_entry, entry);
  187. if (mm->key == key && mm->len == len) {
  188. list_del_init(&mm->entry);
  189. spin_unlock(&ucontext->mmap_lock);
  190. PDBG("%s key 0x%x addr 0x%llx len %d\n", __FUNCTION__,
  191. key, (unsigned long long) mm->addr, mm->len);
  192. return mm;
  193. }
  194. }
  195. spin_unlock(&ucontext->mmap_lock);
  196. return NULL;
  197. }
  198. static inline void insert_mmap(struct iwch_ucontext *ucontext,
  199. struct iwch_mm_entry *mm)
  200. {
  201. spin_lock(&ucontext->mmap_lock);
  202. PDBG("%s key 0x%x addr 0x%llx len %d\n", __FUNCTION__,
  203. mm->key, (unsigned long long) mm->addr, mm->len);
  204. list_add_tail(&mm->entry, &ucontext->mmaps);
  205. spin_unlock(&ucontext->mmap_lock);
  206. }
  207. enum iwch_qp_attr_mask {
  208. IWCH_QP_ATTR_NEXT_STATE = 1 << 0,
  209. IWCH_QP_ATTR_ENABLE_RDMA_READ = 1 << 7,
  210. IWCH_QP_ATTR_ENABLE_RDMA_WRITE = 1 << 8,
  211. IWCH_QP_ATTR_ENABLE_RDMA_BIND = 1 << 9,
  212. IWCH_QP_ATTR_MAX_ORD = 1 << 11,
  213. IWCH_QP_ATTR_MAX_IRD = 1 << 12,
  214. IWCH_QP_ATTR_LLP_STREAM_HANDLE = 1 << 22,
  215. IWCH_QP_ATTR_STREAM_MSG_BUFFER = 1 << 23,
  216. IWCH_QP_ATTR_MPA_ATTR = 1 << 24,
  217. IWCH_QP_ATTR_QP_CONTEXT_ACTIVATE = 1 << 25,
  218. IWCH_QP_ATTR_VALID_MODIFY = (IWCH_QP_ATTR_ENABLE_RDMA_READ |
  219. IWCH_QP_ATTR_ENABLE_RDMA_WRITE |
  220. IWCH_QP_ATTR_MAX_ORD |
  221. IWCH_QP_ATTR_MAX_IRD |
  222. IWCH_QP_ATTR_LLP_STREAM_HANDLE |
  223. IWCH_QP_ATTR_STREAM_MSG_BUFFER |
  224. IWCH_QP_ATTR_MPA_ATTR |
  225. IWCH_QP_ATTR_QP_CONTEXT_ACTIVATE)
  226. };
  227. int iwch_modify_qp(struct iwch_dev *rhp,
  228. struct iwch_qp *qhp,
  229. enum iwch_qp_attr_mask mask,
  230. struct iwch_qp_attributes *attrs,
  231. int internal);
  232. enum iwch_qp_state {
  233. IWCH_QP_STATE_IDLE,
  234. IWCH_QP_STATE_RTS,
  235. IWCH_QP_STATE_ERROR,
  236. IWCH_QP_STATE_TERMINATE,
  237. IWCH_QP_STATE_CLOSING,
  238. IWCH_QP_STATE_TOT
  239. };
  240. static inline int iwch_convert_state(enum ib_qp_state ib_state)
  241. {
  242. switch (ib_state) {
  243. case IB_QPS_RESET:
  244. case IB_QPS_INIT:
  245. return IWCH_QP_STATE_IDLE;
  246. case IB_QPS_RTS:
  247. return IWCH_QP_STATE_RTS;
  248. case IB_QPS_SQD:
  249. return IWCH_QP_STATE_CLOSING;
  250. case IB_QPS_SQE:
  251. return IWCH_QP_STATE_TERMINATE;
  252. case IB_QPS_ERR:
  253. return IWCH_QP_STATE_ERROR;
  254. default:
  255. return -1;
  256. }
  257. }
  258. static inline u32 iwch_ib_to_tpt_access(int acc)
  259. {
  260. return (acc & IB_ACCESS_REMOTE_WRITE ? TPT_REMOTE_WRITE : 0) |
  261. (acc & IB_ACCESS_REMOTE_READ ? TPT_REMOTE_READ : 0) |
  262. (acc & IB_ACCESS_LOCAL_WRITE ? TPT_LOCAL_WRITE : 0) |
  263. TPT_LOCAL_READ;
  264. }
  265. static inline u32 iwch_ib_to_mwbind_access(int acc)
  266. {
  267. return (acc & IB_ACCESS_REMOTE_WRITE ? T3_MEM_ACCESS_REM_WRITE : 0) |
  268. (acc & IB_ACCESS_REMOTE_READ ? T3_MEM_ACCESS_REM_READ : 0) |
  269. (acc & IB_ACCESS_LOCAL_WRITE ? T3_MEM_ACCESS_LOCAL_WRITE : 0) |
  270. T3_MEM_ACCESS_LOCAL_READ;
  271. }
  272. enum iwch_mmid_state {
  273. IWCH_STAG_STATE_VALID,
  274. IWCH_STAG_STATE_INVALID
  275. };
  276. enum iwch_qp_query_flags {
  277. IWCH_QP_QUERY_CONTEXT_NONE = 0x0, /* No ctx; Only attrs */
  278. IWCH_QP_QUERY_CONTEXT_GET = 0x1, /* Get ctx + attrs */
  279. IWCH_QP_QUERY_CONTEXT_SUSPEND = 0x2, /* Not Supported */
  280. /*
  281. * Quiesce QP context; Consumer
  282. * will NOT replay outstanding WR
  283. */
  284. IWCH_QP_QUERY_CONTEXT_QUIESCE = 0x4,
  285. IWCH_QP_QUERY_CONTEXT_REMOVE = 0x8,
  286. IWCH_QP_QUERY_TEST_USERWRITE = 0x32 /* Test special */
  287. };
  288. int iwch_post_send(struct ib_qp *ibqp, struct ib_send_wr *wr,
  289. struct ib_send_wr **bad_wr);
  290. int iwch_post_receive(struct ib_qp *ibqp, struct ib_recv_wr *wr,
  291. struct ib_recv_wr **bad_wr);
  292. int iwch_bind_mw(struct ib_qp *qp,
  293. struct ib_mw *mw,
  294. struct ib_mw_bind *mw_bind);
  295. int iwch_poll_cq(struct ib_cq *ibcq, int num_entries, struct ib_wc *wc);
  296. int iwch_post_terminate(struct iwch_qp *qhp, struct respQ_msg_t *rsp_msg);
  297. int iwch_register_device(struct iwch_dev *dev);
  298. void iwch_unregister_device(struct iwch_dev *dev);
  299. int iwch_quiesce_qps(struct iwch_cq *chp);
  300. int iwch_resume_qps(struct iwch_cq *chp);
  301. void stop_read_rep_timer(struct iwch_qp *qhp);
  302. int iwch_register_mem(struct iwch_dev *rhp, struct iwch_pd *php,
  303. struct iwch_mr *mhp,
  304. int shift,
  305. __be64 *page_list);
  306. int iwch_reregister_mem(struct iwch_dev *rhp, struct iwch_pd *php,
  307. struct iwch_mr *mhp,
  308. int shift,
  309. __be64 *page_list,
  310. int npages);
  311. int build_phys_page_list(struct ib_phys_buf *buffer_list,
  312. int num_phys_buf,
  313. u64 *iova_start,
  314. u64 *total_size,
  315. int *npages,
  316. int *shift,
  317. __be64 **page_list);
  318. #define IWCH_NODE_DESC "cxgb3 Chelsio Communications"
  319. #endif