verbs.c 29 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242
  1. /*
  2. * Copyright (c) 2004 Mellanox Technologies Ltd. All rights reserved.
  3. * Copyright (c) 2004 Infinicon Corporation. All rights reserved.
  4. * Copyright (c) 2004 Intel Corporation. All rights reserved.
  5. * Copyright (c) 2004 Topspin Corporation. All rights reserved.
  6. * Copyright (c) 2004 Voltaire Corporation. All rights reserved.
  7. * Copyright (c) 2005 Sun Microsystems, Inc. All rights reserved.
  8. * Copyright (c) 2005, 2006 Cisco Systems. All rights reserved.
  9. *
  10. * This software is available to you under a choice of one of two
  11. * licenses. You may choose to be licensed under the terms of the GNU
  12. * General Public License (GPL) Version 2, available from the file
  13. * COPYING in the main directory of this source tree, or the
  14. * OpenIB.org BSD license below:
  15. *
  16. * Redistribution and use in source and binary forms, with or
  17. * without modification, are permitted provided that the following
  18. * conditions are met:
  19. *
  20. * - Redistributions of source code must retain the above
  21. * copyright notice, this list of conditions and the following
  22. * disclaimer.
  23. *
  24. * - Redistributions in binary form must reproduce the above
  25. * copyright notice, this list of conditions and the following
  26. * disclaimer in the documentation and/or other materials
  27. * provided with the distribution.
  28. *
  29. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  30. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  31. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  32. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  33. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  34. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  35. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  36. * SOFTWARE.
  37. */
  38. #include <linux/errno.h>
  39. #include <linux/err.h>
  40. #include <linux/string.h>
  41. #include <linux/slab.h>
  42. #include <rdma/ib_verbs.h>
  43. #include <rdma/ib_cache.h>
  44. int ib_rate_to_mult(enum ib_rate rate)
  45. {
  46. switch (rate) {
  47. case IB_RATE_2_5_GBPS: return 1;
  48. case IB_RATE_5_GBPS: return 2;
  49. case IB_RATE_10_GBPS: return 4;
  50. case IB_RATE_20_GBPS: return 8;
  51. case IB_RATE_30_GBPS: return 12;
  52. case IB_RATE_40_GBPS: return 16;
  53. case IB_RATE_60_GBPS: return 24;
  54. case IB_RATE_80_GBPS: return 32;
  55. case IB_RATE_120_GBPS: return 48;
  56. default: return -1;
  57. }
  58. }
  59. EXPORT_SYMBOL(ib_rate_to_mult);
  60. enum ib_rate mult_to_ib_rate(int mult)
  61. {
  62. switch (mult) {
  63. case 1: return IB_RATE_2_5_GBPS;
  64. case 2: return IB_RATE_5_GBPS;
  65. case 4: return IB_RATE_10_GBPS;
  66. case 8: return IB_RATE_20_GBPS;
  67. case 12: return IB_RATE_30_GBPS;
  68. case 16: return IB_RATE_40_GBPS;
  69. case 24: return IB_RATE_60_GBPS;
  70. case 32: return IB_RATE_80_GBPS;
  71. case 48: return IB_RATE_120_GBPS;
  72. default: return IB_RATE_PORT_CURRENT;
  73. }
  74. }
  75. EXPORT_SYMBOL(mult_to_ib_rate);
  76. int ib_rate_to_mbps(enum ib_rate rate)
  77. {
  78. switch (rate) {
  79. case IB_RATE_2_5_GBPS: return 2500;
  80. case IB_RATE_5_GBPS: return 5000;
  81. case IB_RATE_10_GBPS: return 10000;
  82. case IB_RATE_20_GBPS: return 20000;
  83. case IB_RATE_30_GBPS: return 30000;
  84. case IB_RATE_40_GBPS: return 40000;
  85. case IB_RATE_60_GBPS: return 60000;
  86. case IB_RATE_80_GBPS: return 80000;
  87. case IB_RATE_120_GBPS: return 120000;
  88. case IB_RATE_14_GBPS: return 14062;
  89. case IB_RATE_56_GBPS: return 56250;
  90. case IB_RATE_112_GBPS: return 112500;
  91. case IB_RATE_168_GBPS: return 168750;
  92. case IB_RATE_25_GBPS: return 25781;
  93. case IB_RATE_100_GBPS: return 103125;
  94. case IB_RATE_200_GBPS: return 206250;
  95. case IB_RATE_300_GBPS: return 309375;
  96. default: return -1;
  97. }
  98. }
  99. EXPORT_SYMBOL(ib_rate_to_mbps);
  100. enum rdma_transport_type
  101. rdma_node_get_transport(enum rdma_node_type node_type)
  102. {
  103. switch (node_type) {
  104. case RDMA_NODE_IB_CA:
  105. case RDMA_NODE_IB_SWITCH:
  106. case RDMA_NODE_IB_ROUTER:
  107. return RDMA_TRANSPORT_IB;
  108. case RDMA_NODE_RNIC:
  109. return RDMA_TRANSPORT_IWARP;
  110. default:
  111. BUG();
  112. return 0;
  113. }
  114. }
  115. EXPORT_SYMBOL(rdma_node_get_transport);
  116. enum rdma_link_layer rdma_port_get_link_layer(struct ib_device *device, u8 port_num)
  117. {
  118. if (device->get_link_layer)
  119. return device->get_link_layer(device, port_num);
  120. switch (rdma_node_get_transport(device->node_type)) {
  121. case RDMA_TRANSPORT_IB:
  122. return IB_LINK_LAYER_INFINIBAND;
  123. case RDMA_TRANSPORT_IWARP:
  124. return IB_LINK_LAYER_ETHERNET;
  125. default:
  126. return IB_LINK_LAYER_UNSPECIFIED;
  127. }
  128. }
  129. EXPORT_SYMBOL(rdma_port_get_link_layer);
  130. /* Protection domains */
  131. struct ib_pd *ib_alloc_pd(struct ib_device *device)
  132. {
  133. struct ib_pd *pd;
  134. pd = device->alloc_pd(device, NULL, NULL);
  135. if (!IS_ERR(pd)) {
  136. pd->device = device;
  137. pd->uobject = NULL;
  138. atomic_set(&pd->usecnt, 0);
  139. }
  140. return pd;
  141. }
  142. EXPORT_SYMBOL(ib_alloc_pd);
  143. int ib_dealloc_pd(struct ib_pd *pd)
  144. {
  145. if (atomic_read(&pd->usecnt))
  146. return -EBUSY;
  147. return pd->device->dealloc_pd(pd);
  148. }
  149. EXPORT_SYMBOL(ib_dealloc_pd);
  150. /* Address handles */
  151. struct ib_ah *ib_create_ah(struct ib_pd *pd, struct ib_ah_attr *ah_attr)
  152. {
  153. struct ib_ah *ah;
  154. ah = pd->device->create_ah(pd, ah_attr);
  155. if (!IS_ERR(ah)) {
  156. ah->device = pd->device;
  157. ah->pd = pd;
  158. ah->uobject = NULL;
  159. atomic_inc(&pd->usecnt);
  160. }
  161. return ah;
  162. }
  163. EXPORT_SYMBOL(ib_create_ah);
  164. int ib_init_ah_from_wc(struct ib_device *device, u8 port_num, struct ib_wc *wc,
  165. struct ib_grh *grh, struct ib_ah_attr *ah_attr)
  166. {
  167. u32 flow_class;
  168. u16 gid_index;
  169. int ret;
  170. memset(ah_attr, 0, sizeof *ah_attr);
  171. ah_attr->dlid = wc->slid;
  172. ah_attr->sl = wc->sl;
  173. ah_attr->src_path_bits = wc->dlid_path_bits;
  174. ah_attr->port_num = port_num;
  175. if (wc->wc_flags & IB_WC_GRH) {
  176. ah_attr->ah_flags = IB_AH_GRH;
  177. ah_attr->grh.dgid = grh->sgid;
  178. ret = ib_find_cached_gid(device, &grh->dgid, &port_num,
  179. &gid_index);
  180. if (ret)
  181. return ret;
  182. ah_attr->grh.sgid_index = (u8) gid_index;
  183. flow_class = be32_to_cpu(grh->version_tclass_flow);
  184. ah_attr->grh.flow_label = flow_class & 0xFFFFF;
  185. ah_attr->grh.hop_limit = 0xFF;
  186. ah_attr->grh.traffic_class = (flow_class >> 20) & 0xFF;
  187. }
  188. return 0;
  189. }
  190. EXPORT_SYMBOL(ib_init_ah_from_wc);
  191. struct ib_ah *ib_create_ah_from_wc(struct ib_pd *pd, struct ib_wc *wc,
  192. struct ib_grh *grh, u8 port_num)
  193. {
  194. struct ib_ah_attr ah_attr;
  195. int ret;
  196. ret = ib_init_ah_from_wc(pd->device, port_num, wc, grh, &ah_attr);
  197. if (ret)
  198. return ERR_PTR(ret);
  199. return ib_create_ah(pd, &ah_attr);
  200. }
  201. EXPORT_SYMBOL(ib_create_ah_from_wc);
  202. int ib_modify_ah(struct ib_ah *ah, struct ib_ah_attr *ah_attr)
  203. {
  204. return ah->device->modify_ah ?
  205. ah->device->modify_ah(ah, ah_attr) :
  206. -ENOSYS;
  207. }
  208. EXPORT_SYMBOL(ib_modify_ah);
  209. int ib_query_ah(struct ib_ah *ah, struct ib_ah_attr *ah_attr)
  210. {
  211. return ah->device->query_ah ?
  212. ah->device->query_ah(ah, ah_attr) :
  213. -ENOSYS;
  214. }
  215. EXPORT_SYMBOL(ib_query_ah);
  216. int ib_destroy_ah(struct ib_ah *ah)
  217. {
  218. struct ib_pd *pd;
  219. int ret;
  220. pd = ah->pd;
  221. ret = ah->device->destroy_ah(ah);
  222. if (!ret)
  223. atomic_dec(&pd->usecnt);
  224. return ret;
  225. }
  226. EXPORT_SYMBOL(ib_destroy_ah);
  227. /* Shared receive queues */
  228. struct ib_srq *ib_create_srq(struct ib_pd *pd,
  229. struct ib_srq_init_attr *srq_init_attr)
  230. {
  231. struct ib_srq *srq;
  232. if (!pd->device->create_srq)
  233. return ERR_PTR(-ENOSYS);
  234. srq = pd->device->create_srq(pd, srq_init_attr, NULL);
  235. if (!IS_ERR(srq)) {
  236. srq->device = pd->device;
  237. srq->pd = pd;
  238. srq->uobject = NULL;
  239. srq->event_handler = srq_init_attr->event_handler;
  240. srq->srq_context = srq_init_attr->srq_context;
  241. srq->srq_type = srq_init_attr->srq_type;
  242. if (srq->srq_type == IB_SRQT_XRC) {
  243. srq->ext.xrc.xrcd = srq_init_attr->ext.xrc.xrcd;
  244. srq->ext.xrc.cq = srq_init_attr->ext.xrc.cq;
  245. atomic_inc(&srq->ext.xrc.xrcd->usecnt);
  246. atomic_inc(&srq->ext.xrc.cq->usecnt);
  247. }
  248. atomic_inc(&pd->usecnt);
  249. atomic_set(&srq->usecnt, 0);
  250. }
  251. return srq;
  252. }
  253. EXPORT_SYMBOL(ib_create_srq);
  254. int ib_modify_srq(struct ib_srq *srq,
  255. struct ib_srq_attr *srq_attr,
  256. enum ib_srq_attr_mask srq_attr_mask)
  257. {
  258. return srq->device->modify_srq ?
  259. srq->device->modify_srq(srq, srq_attr, srq_attr_mask, NULL) :
  260. -ENOSYS;
  261. }
  262. EXPORT_SYMBOL(ib_modify_srq);
  263. int ib_query_srq(struct ib_srq *srq,
  264. struct ib_srq_attr *srq_attr)
  265. {
  266. return srq->device->query_srq ?
  267. srq->device->query_srq(srq, srq_attr) : -ENOSYS;
  268. }
  269. EXPORT_SYMBOL(ib_query_srq);
  270. int ib_destroy_srq(struct ib_srq *srq)
  271. {
  272. struct ib_pd *pd;
  273. enum ib_srq_type srq_type;
  274. struct ib_xrcd *uninitialized_var(xrcd);
  275. struct ib_cq *uninitialized_var(cq);
  276. int ret;
  277. if (atomic_read(&srq->usecnt))
  278. return -EBUSY;
  279. pd = srq->pd;
  280. srq_type = srq->srq_type;
  281. if (srq_type == IB_SRQT_XRC) {
  282. xrcd = srq->ext.xrc.xrcd;
  283. cq = srq->ext.xrc.cq;
  284. }
  285. ret = srq->device->destroy_srq(srq);
  286. if (!ret) {
  287. atomic_dec(&pd->usecnt);
  288. if (srq_type == IB_SRQT_XRC) {
  289. atomic_dec(&xrcd->usecnt);
  290. atomic_dec(&cq->usecnt);
  291. }
  292. }
  293. return ret;
  294. }
  295. EXPORT_SYMBOL(ib_destroy_srq);
  296. /* Queue pairs */
  297. static void __ib_shared_qp_event_handler(struct ib_event *event, void *context)
  298. {
  299. struct ib_qp *qp = context;
  300. list_for_each_entry(event->element.qp, &qp->open_list, open_list)
  301. event->element.qp->event_handler(event, event->element.qp->qp_context);
  302. }
  303. static void __ib_insert_xrcd_qp(struct ib_xrcd *xrcd, struct ib_qp *qp)
  304. {
  305. mutex_lock(&xrcd->tgt_qp_mutex);
  306. list_add(&qp->xrcd_list, &xrcd->tgt_qp_list);
  307. mutex_unlock(&xrcd->tgt_qp_mutex);
  308. }
  309. static struct ib_qp *__ib_open_qp(struct ib_qp *real_qp,
  310. void (*event_handler)(struct ib_event *, void *),
  311. void *qp_context)
  312. {
  313. struct ib_qp *qp;
  314. unsigned long flags;
  315. qp = kzalloc(sizeof *qp, GFP_KERNEL);
  316. if (!qp)
  317. return ERR_PTR(-ENOMEM);
  318. qp->real_qp = real_qp;
  319. atomic_inc(&real_qp->usecnt);
  320. qp->device = real_qp->device;
  321. qp->event_handler = event_handler;
  322. qp->qp_context = qp_context;
  323. qp->qp_num = real_qp->qp_num;
  324. qp->qp_type = real_qp->qp_type;
  325. spin_lock_irqsave(&real_qp->device->event_handler_lock, flags);
  326. list_add(&qp->open_list, &real_qp->open_list);
  327. spin_unlock_irqrestore(&real_qp->device->event_handler_lock, flags);
  328. return qp;
  329. }
  330. struct ib_qp *ib_open_qp(struct ib_xrcd *xrcd,
  331. struct ib_qp_open_attr *qp_open_attr)
  332. {
  333. struct ib_qp *qp, *real_qp;
  334. if (qp_open_attr->qp_type != IB_QPT_XRC_TGT)
  335. return ERR_PTR(-EINVAL);
  336. qp = ERR_PTR(-EINVAL);
  337. mutex_lock(&xrcd->tgt_qp_mutex);
  338. list_for_each_entry(real_qp, &xrcd->tgt_qp_list, xrcd_list) {
  339. if (real_qp->qp_num == qp_open_attr->qp_num) {
  340. qp = __ib_open_qp(real_qp, qp_open_attr->event_handler,
  341. qp_open_attr->qp_context);
  342. break;
  343. }
  344. }
  345. mutex_unlock(&xrcd->tgt_qp_mutex);
  346. return qp;
  347. }
  348. EXPORT_SYMBOL(ib_open_qp);
  349. struct ib_qp *ib_create_qp(struct ib_pd *pd,
  350. struct ib_qp_init_attr *qp_init_attr)
  351. {
  352. struct ib_qp *qp, *real_qp;
  353. struct ib_device *device;
  354. device = pd ? pd->device : qp_init_attr->xrcd->device;
  355. qp = device->create_qp(pd, qp_init_attr, NULL);
  356. if (!IS_ERR(qp)) {
  357. qp->device = device;
  358. qp->real_qp = qp;
  359. qp->uobject = NULL;
  360. qp->qp_type = qp_init_attr->qp_type;
  361. if (qp_init_attr->qp_type == IB_QPT_XRC_TGT) {
  362. qp->event_handler = __ib_shared_qp_event_handler;
  363. qp->qp_context = qp;
  364. qp->pd = NULL;
  365. qp->send_cq = qp->recv_cq = NULL;
  366. qp->srq = NULL;
  367. qp->xrcd = qp_init_attr->xrcd;
  368. atomic_inc(&qp_init_attr->xrcd->usecnt);
  369. INIT_LIST_HEAD(&qp->open_list);
  370. atomic_set(&qp->usecnt, 0);
  371. real_qp = qp;
  372. qp = __ib_open_qp(real_qp, qp_init_attr->event_handler,
  373. qp_init_attr->qp_context);
  374. if (!IS_ERR(qp))
  375. __ib_insert_xrcd_qp(qp_init_attr->xrcd, real_qp);
  376. else
  377. real_qp->device->destroy_qp(real_qp);
  378. } else {
  379. qp->event_handler = qp_init_attr->event_handler;
  380. qp->qp_context = qp_init_attr->qp_context;
  381. if (qp_init_attr->qp_type == IB_QPT_XRC_INI) {
  382. qp->recv_cq = NULL;
  383. qp->srq = NULL;
  384. } else {
  385. qp->recv_cq = qp_init_attr->recv_cq;
  386. atomic_inc(&qp_init_attr->recv_cq->usecnt);
  387. qp->srq = qp_init_attr->srq;
  388. if (qp->srq)
  389. atomic_inc(&qp_init_attr->srq->usecnt);
  390. }
  391. qp->pd = pd;
  392. qp->send_cq = qp_init_attr->send_cq;
  393. qp->xrcd = NULL;
  394. atomic_inc(&pd->usecnt);
  395. atomic_inc(&qp_init_attr->send_cq->usecnt);
  396. }
  397. }
  398. return qp;
  399. }
  400. EXPORT_SYMBOL(ib_create_qp);
  401. static const struct {
  402. int valid;
  403. enum ib_qp_attr_mask req_param[IB_QPT_MAX];
  404. enum ib_qp_attr_mask opt_param[IB_QPT_MAX];
  405. } qp_state_table[IB_QPS_ERR + 1][IB_QPS_ERR + 1] = {
  406. [IB_QPS_RESET] = {
  407. [IB_QPS_RESET] = { .valid = 1 },
  408. [IB_QPS_INIT] = {
  409. .valid = 1,
  410. .req_param = {
  411. [IB_QPT_UD] = (IB_QP_PKEY_INDEX |
  412. IB_QP_PORT |
  413. IB_QP_QKEY),
  414. [IB_QPT_UC] = (IB_QP_PKEY_INDEX |
  415. IB_QP_PORT |
  416. IB_QP_ACCESS_FLAGS),
  417. [IB_QPT_RC] = (IB_QP_PKEY_INDEX |
  418. IB_QP_PORT |
  419. IB_QP_ACCESS_FLAGS),
  420. [IB_QPT_XRC_INI] = (IB_QP_PKEY_INDEX |
  421. IB_QP_PORT |
  422. IB_QP_ACCESS_FLAGS),
  423. [IB_QPT_XRC_TGT] = (IB_QP_PKEY_INDEX |
  424. IB_QP_PORT |
  425. IB_QP_ACCESS_FLAGS),
  426. [IB_QPT_SMI] = (IB_QP_PKEY_INDEX |
  427. IB_QP_QKEY),
  428. [IB_QPT_GSI] = (IB_QP_PKEY_INDEX |
  429. IB_QP_QKEY),
  430. }
  431. },
  432. },
  433. [IB_QPS_INIT] = {
  434. [IB_QPS_RESET] = { .valid = 1 },
  435. [IB_QPS_ERR] = { .valid = 1 },
  436. [IB_QPS_INIT] = {
  437. .valid = 1,
  438. .opt_param = {
  439. [IB_QPT_UD] = (IB_QP_PKEY_INDEX |
  440. IB_QP_PORT |
  441. IB_QP_QKEY),
  442. [IB_QPT_UC] = (IB_QP_PKEY_INDEX |
  443. IB_QP_PORT |
  444. IB_QP_ACCESS_FLAGS),
  445. [IB_QPT_RC] = (IB_QP_PKEY_INDEX |
  446. IB_QP_PORT |
  447. IB_QP_ACCESS_FLAGS),
  448. [IB_QPT_XRC_INI] = (IB_QP_PKEY_INDEX |
  449. IB_QP_PORT |
  450. IB_QP_ACCESS_FLAGS),
  451. [IB_QPT_XRC_TGT] = (IB_QP_PKEY_INDEX |
  452. IB_QP_PORT |
  453. IB_QP_ACCESS_FLAGS),
  454. [IB_QPT_SMI] = (IB_QP_PKEY_INDEX |
  455. IB_QP_QKEY),
  456. [IB_QPT_GSI] = (IB_QP_PKEY_INDEX |
  457. IB_QP_QKEY),
  458. }
  459. },
  460. [IB_QPS_RTR] = {
  461. .valid = 1,
  462. .req_param = {
  463. [IB_QPT_UC] = (IB_QP_AV |
  464. IB_QP_PATH_MTU |
  465. IB_QP_DEST_QPN |
  466. IB_QP_RQ_PSN),
  467. [IB_QPT_RC] = (IB_QP_AV |
  468. IB_QP_PATH_MTU |
  469. IB_QP_DEST_QPN |
  470. IB_QP_RQ_PSN |
  471. IB_QP_MAX_DEST_RD_ATOMIC |
  472. IB_QP_MIN_RNR_TIMER),
  473. [IB_QPT_XRC_INI] = (IB_QP_AV |
  474. IB_QP_PATH_MTU |
  475. IB_QP_DEST_QPN |
  476. IB_QP_RQ_PSN),
  477. [IB_QPT_XRC_TGT] = (IB_QP_AV |
  478. IB_QP_PATH_MTU |
  479. IB_QP_DEST_QPN |
  480. IB_QP_RQ_PSN |
  481. IB_QP_MAX_DEST_RD_ATOMIC |
  482. IB_QP_MIN_RNR_TIMER),
  483. },
  484. .opt_param = {
  485. [IB_QPT_UD] = (IB_QP_PKEY_INDEX |
  486. IB_QP_QKEY),
  487. [IB_QPT_UC] = (IB_QP_ALT_PATH |
  488. IB_QP_ACCESS_FLAGS |
  489. IB_QP_PKEY_INDEX),
  490. [IB_QPT_RC] = (IB_QP_ALT_PATH |
  491. IB_QP_ACCESS_FLAGS |
  492. IB_QP_PKEY_INDEX),
  493. [IB_QPT_XRC_INI] = (IB_QP_ALT_PATH |
  494. IB_QP_ACCESS_FLAGS |
  495. IB_QP_PKEY_INDEX),
  496. [IB_QPT_XRC_TGT] = (IB_QP_ALT_PATH |
  497. IB_QP_ACCESS_FLAGS |
  498. IB_QP_PKEY_INDEX),
  499. [IB_QPT_SMI] = (IB_QP_PKEY_INDEX |
  500. IB_QP_QKEY),
  501. [IB_QPT_GSI] = (IB_QP_PKEY_INDEX |
  502. IB_QP_QKEY),
  503. }
  504. }
  505. },
  506. [IB_QPS_RTR] = {
  507. [IB_QPS_RESET] = { .valid = 1 },
  508. [IB_QPS_ERR] = { .valid = 1 },
  509. [IB_QPS_RTS] = {
  510. .valid = 1,
  511. .req_param = {
  512. [IB_QPT_UD] = IB_QP_SQ_PSN,
  513. [IB_QPT_UC] = IB_QP_SQ_PSN,
  514. [IB_QPT_RC] = (IB_QP_TIMEOUT |
  515. IB_QP_RETRY_CNT |
  516. IB_QP_RNR_RETRY |
  517. IB_QP_SQ_PSN |
  518. IB_QP_MAX_QP_RD_ATOMIC),
  519. [IB_QPT_XRC_INI] = (IB_QP_TIMEOUT |
  520. IB_QP_RETRY_CNT |
  521. IB_QP_RNR_RETRY |
  522. IB_QP_SQ_PSN |
  523. IB_QP_MAX_QP_RD_ATOMIC),
  524. [IB_QPT_XRC_TGT] = (IB_QP_TIMEOUT |
  525. IB_QP_SQ_PSN),
  526. [IB_QPT_SMI] = IB_QP_SQ_PSN,
  527. [IB_QPT_GSI] = IB_QP_SQ_PSN,
  528. },
  529. .opt_param = {
  530. [IB_QPT_UD] = (IB_QP_CUR_STATE |
  531. IB_QP_QKEY),
  532. [IB_QPT_UC] = (IB_QP_CUR_STATE |
  533. IB_QP_ALT_PATH |
  534. IB_QP_ACCESS_FLAGS |
  535. IB_QP_PATH_MIG_STATE),
  536. [IB_QPT_RC] = (IB_QP_CUR_STATE |
  537. IB_QP_ALT_PATH |
  538. IB_QP_ACCESS_FLAGS |
  539. IB_QP_MIN_RNR_TIMER |
  540. IB_QP_PATH_MIG_STATE),
  541. [IB_QPT_XRC_INI] = (IB_QP_CUR_STATE |
  542. IB_QP_ALT_PATH |
  543. IB_QP_ACCESS_FLAGS |
  544. IB_QP_PATH_MIG_STATE),
  545. [IB_QPT_XRC_TGT] = (IB_QP_CUR_STATE |
  546. IB_QP_ALT_PATH |
  547. IB_QP_ACCESS_FLAGS |
  548. IB_QP_MIN_RNR_TIMER |
  549. IB_QP_PATH_MIG_STATE),
  550. [IB_QPT_SMI] = (IB_QP_CUR_STATE |
  551. IB_QP_QKEY),
  552. [IB_QPT_GSI] = (IB_QP_CUR_STATE |
  553. IB_QP_QKEY),
  554. }
  555. }
  556. },
  557. [IB_QPS_RTS] = {
  558. [IB_QPS_RESET] = { .valid = 1 },
  559. [IB_QPS_ERR] = { .valid = 1 },
  560. [IB_QPS_RTS] = {
  561. .valid = 1,
  562. .opt_param = {
  563. [IB_QPT_UD] = (IB_QP_CUR_STATE |
  564. IB_QP_QKEY),
  565. [IB_QPT_UC] = (IB_QP_CUR_STATE |
  566. IB_QP_ACCESS_FLAGS |
  567. IB_QP_ALT_PATH |
  568. IB_QP_PATH_MIG_STATE),
  569. [IB_QPT_RC] = (IB_QP_CUR_STATE |
  570. IB_QP_ACCESS_FLAGS |
  571. IB_QP_ALT_PATH |
  572. IB_QP_PATH_MIG_STATE |
  573. IB_QP_MIN_RNR_TIMER),
  574. [IB_QPT_XRC_INI] = (IB_QP_CUR_STATE |
  575. IB_QP_ACCESS_FLAGS |
  576. IB_QP_ALT_PATH |
  577. IB_QP_PATH_MIG_STATE),
  578. [IB_QPT_XRC_TGT] = (IB_QP_CUR_STATE |
  579. IB_QP_ACCESS_FLAGS |
  580. IB_QP_ALT_PATH |
  581. IB_QP_PATH_MIG_STATE |
  582. IB_QP_MIN_RNR_TIMER),
  583. [IB_QPT_SMI] = (IB_QP_CUR_STATE |
  584. IB_QP_QKEY),
  585. [IB_QPT_GSI] = (IB_QP_CUR_STATE |
  586. IB_QP_QKEY),
  587. }
  588. },
  589. [IB_QPS_SQD] = {
  590. .valid = 1,
  591. .opt_param = {
  592. [IB_QPT_UD] = IB_QP_EN_SQD_ASYNC_NOTIFY,
  593. [IB_QPT_UC] = IB_QP_EN_SQD_ASYNC_NOTIFY,
  594. [IB_QPT_RC] = IB_QP_EN_SQD_ASYNC_NOTIFY,
  595. [IB_QPT_XRC_INI] = IB_QP_EN_SQD_ASYNC_NOTIFY,
  596. [IB_QPT_XRC_TGT] = IB_QP_EN_SQD_ASYNC_NOTIFY, /* ??? */
  597. [IB_QPT_SMI] = IB_QP_EN_SQD_ASYNC_NOTIFY,
  598. [IB_QPT_GSI] = IB_QP_EN_SQD_ASYNC_NOTIFY
  599. }
  600. },
  601. },
  602. [IB_QPS_SQD] = {
  603. [IB_QPS_RESET] = { .valid = 1 },
  604. [IB_QPS_ERR] = { .valid = 1 },
  605. [IB_QPS_RTS] = {
  606. .valid = 1,
  607. .opt_param = {
  608. [IB_QPT_UD] = (IB_QP_CUR_STATE |
  609. IB_QP_QKEY),
  610. [IB_QPT_UC] = (IB_QP_CUR_STATE |
  611. IB_QP_ALT_PATH |
  612. IB_QP_ACCESS_FLAGS |
  613. IB_QP_PATH_MIG_STATE),
  614. [IB_QPT_RC] = (IB_QP_CUR_STATE |
  615. IB_QP_ALT_PATH |
  616. IB_QP_ACCESS_FLAGS |
  617. IB_QP_MIN_RNR_TIMER |
  618. IB_QP_PATH_MIG_STATE),
  619. [IB_QPT_XRC_INI] = (IB_QP_CUR_STATE |
  620. IB_QP_ALT_PATH |
  621. IB_QP_ACCESS_FLAGS |
  622. IB_QP_PATH_MIG_STATE),
  623. [IB_QPT_XRC_TGT] = (IB_QP_CUR_STATE |
  624. IB_QP_ALT_PATH |
  625. IB_QP_ACCESS_FLAGS |
  626. IB_QP_MIN_RNR_TIMER |
  627. IB_QP_PATH_MIG_STATE),
  628. [IB_QPT_SMI] = (IB_QP_CUR_STATE |
  629. IB_QP_QKEY),
  630. [IB_QPT_GSI] = (IB_QP_CUR_STATE |
  631. IB_QP_QKEY),
  632. }
  633. },
  634. [IB_QPS_SQD] = {
  635. .valid = 1,
  636. .opt_param = {
  637. [IB_QPT_UD] = (IB_QP_PKEY_INDEX |
  638. IB_QP_QKEY),
  639. [IB_QPT_UC] = (IB_QP_AV |
  640. IB_QP_ALT_PATH |
  641. IB_QP_ACCESS_FLAGS |
  642. IB_QP_PKEY_INDEX |
  643. IB_QP_PATH_MIG_STATE),
  644. [IB_QPT_RC] = (IB_QP_PORT |
  645. IB_QP_AV |
  646. IB_QP_TIMEOUT |
  647. IB_QP_RETRY_CNT |
  648. IB_QP_RNR_RETRY |
  649. IB_QP_MAX_QP_RD_ATOMIC |
  650. IB_QP_MAX_DEST_RD_ATOMIC |
  651. IB_QP_ALT_PATH |
  652. IB_QP_ACCESS_FLAGS |
  653. IB_QP_PKEY_INDEX |
  654. IB_QP_MIN_RNR_TIMER |
  655. IB_QP_PATH_MIG_STATE),
  656. [IB_QPT_XRC_INI] = (IB_QP_PORT |
  657. IB_QP_AV |
  658. IB_QP_TIMEOUT |
  659. IB_QP_RETRY_CNT |
  660. IB_QP_RNR_RETRY |
  661. IB_QP_MAX_QP_RD_ATOMIC |
  662. IB_QP_ALT_PATH |
  663. IB_QP_ACCESS_FLAGS |
  664. IB_QP_PKEY_INDEX |
  665. IB_QP_PATH_MIG_STATE),
  666. [IB_QPT_XRC_TGT] = (IB_QP_PORT |
  667. IB_QP_AV |
  668. IB_QP_TIMEOUT |
  669. IB_QP_MAX_DEST_RD_ATOMIC |
  670. IB_QP_ALT_PATH |
  671. IB_QP_ACCESS_FLAGS |
  672. IB_QP_PKEY_INDEX |
  673. IB_QP_MIN_RNR_TIMER |
  674. IB_QP_PATH_MIG_STATE),
  675. [IB_QPT_SMI] = (IB_QP_PKEY_INDEX |
  676. IB_QP_QKEY),
  677. [IB_QPT_GSI] = (IB_QP_PKEY_INDEX |
  678. IB_QP_QKEY),
  679. }
  680. }
  681. },
  682. [IB_QPS_SQE] = {
  683. [IB_QPS_RESET] = { .valid = 1 },
  684. [IB_QPS_ERR] = { .valid = 1 },
  685. [IB_QPS_RTS] = {
  686. .valid = 1,
  687. .opt_param = {
  688. [IB_QPT_UD] = (IB_QP_CUR_STATE |
  689. IB_QP_QKEY),
  690. [IB_QPT_UC] = (IB_QP_CUR_STATE |
  691. IB_QP_ACCESS_FLAGS),
  692. [IB_QPT_SMI] = (IB_QP_CUR_STATE |
  693. IB_QP_QKEY),
  694. [IB_QPT_GSI] = (IB_QP_CUR_STATE |
  695. IB_QP_QKEY),
  696. }
  697. }
  698. },
  699. [IB_QPS_ERR] = {
  700. [IB_QPS_RESET] = { .valid = 1 },
  701. [IB_QPS_ERR] = { .valid = 1 }
  702. }
  703. };
  704. int ib_modify_qp_is_ok(enum ib_qp_state cur_state, enum ib_qp_state next_state,
  705. enum ib_qp_type type, enum ib_qp_attr_mask mask)
  706. {
  707. enum ib_qp_attr_mask req_param, opt_param;
  708. if (cur_state < 0 || cur_state > IB_QPS_ERR ||
  709. next_state < 0 || next_state > IB_QPS_ERR)
  710. return 0;
  711. if (mask & IB_QP_CUR_STATE &&
  712. cur_state != IB_QPS_RTR && cur_state != IB_QPS_RTS &&
  713. cur_state != IB_QPS_SQD && cur_state != IB_QPS_SQE)
  714. return 0;
  715. if (!qp_state_table[cur_state][next_state].valid)
  716. return 0;
  717. req_param = qp_state_table[cur_state][next_state].req_param[type];
  718. opt_param = qp_state_table[cur_state][next_state].opt_param[type];
  719. if ((mask & req_param) != req_param)
  720. return 0;
  721. if (mask & ~(req_param | opt_param | IB_QP_STATE))
  722. return 0;
  723. return 1;
  724. }
  725. EXPORT_SYMBOL(ib_modify_qp_is_ok);
  726. int ib_modify_qp(struct ib_qp *qp,
  727. struct ib_qp_attr *qp_attr,
  728. int qp_attr_mask)
  729. {
  730. return qp->device->modify_qp(qp->real_qp, qp_attr, qp_attr_mask, NULL);
  731. }
  732. EXPORT_SYMBOL(ib_modify_qp);
  733. int ib_query_qp(struct ib_qp *qp,
  734. struct ib_qp_attr *qp_attr,
  735. int qp_attr_mask,
  736. struct ib_qp_init_attr *qp_init_attr)
  737. {
  738. return qp->device->query_qp ?
  739. qp->device->query_qp(qp->real_qp, qp_attr, qp_attr_mask, qp_init_attr) :
  740. -ENOSYS;
  741. }
  742. EXPORT_SYMBOL(ib_query_qp);
  743. int ib_close_qp(struct ib_qp *qp)
  744. {
  745. struct ib_qp *real_qp;
  746. unsigned long flags;
  747. real_qp = qp->real_qp;
  748. if (real_qp == qp)
  749. return -EINVAL;
  750. spin_lock_irqsave(&real_qp->device->event_handler_lock, flags);
  751. list_del(&qp->open_list);
  752. spin_unlock_irqrestore(&real_qp->device->event_handler_lock, flags);
  753. atomic_dec(&real_qp->usecnt);
  754. kfree(qp);
  755. return 0;
  756. }
  757. EXPORT_SYMBOL(ib_close_qp);
  758. static int __ib_destroy_shared_qp(struct ib_qp *qp)
  759. {
  760. struct ib_xrcd *xrcd;
  761. struct ib_qp *real_qp;
  762. int ret;
  763. real_qp = qp->real_qp;
  764. xrcd = real_qp->xrcd;
  765. mutex_lock(&xrcd->tgt_qp_mutex);
  766. ib_close_qp(qp);
  767. if (atomic_read(&real_qp->usecnt) == 0)
  768. list_del(&real_qp->xrcd_list);
  769. else
  770. real_qp = NULL;
  771. mutex_unlock(&xrcd->tgt_qp_mutex);
  772. if (real_qp) {
  773. ret = ib_destroy_qp(real_qp);
  774. if (!ret)
  775. atomic_dec(&xrcd->usecnt);
  776. else
  777. __ib_insert_xrcd_qp(xrcd, real_qp);
  778. }
  779. return 0;
  780. }
  781. int ib_destroy_qp(struct ib_qp *qp)
  782. {
  783. struct ib_pd *pd;
  784. struct ib_cq *scq, *rcq;
  785. struct ib_srq *srq;
  786. int ret;
  787. if (atomic_read(&qp->usecnt))
  788. return -EBUSY;
  789. if (qp->real_qp != qp)
  790. return __ib_destroy_shared_qp(qp);
  791. pd = qp->pd;
  792. scq = qp->send_cq;
  793. rcq = qp->recv_cq;
  794. srq = qp->srq;
  795. ret = qp->device->destroy_qp(qp);
  796. if (!ret) {
  797. if (pd)
  798. atomic_dec(&pd->usecnt);
  799. if (scq)
  800. atomic_dec(&scq->usecnt);
  801. if (rcq)
  802. atomic_dec(&rcq->usecnt);
  803. if (srq)
  804. atomic_dec(&srq->usecnt);
  805. }
  806. return ret;
  807. }
  808. EXPORT_SYMBOL(ib_destroy_qp);
  809. /* Completion queues */
  810. struct ib_cq *ib_create_cq(struct ib_device *device,
  811. ib_comp_handler comp_handler,
  812. void (*event_handler)(struct ib_event *, void *),
  813. void *cq_context, int cqe, int comp_vector)
  814. {
  815. struct ib_cq *cq;
  816. cq = device->create_cq(device, cqe, comp_vector, NULL, NULL);
  817. if (!IS_ERR(cq)) {
  818. cq->device = device;
  819. cq->uobject = NULL;
  820. cq->comp_handler = comp_handler;
  821. cq->event_handler = event_handler;
  822. cq->cq_context = cq_context;
  823. atomic_set(&cq->usecnt, 0);
  824. }
  825. return cq;
  826. }
  827. EXPORT_SYMBOL(ib_create_cq);
  828. int ib_modify_cq(struct ib_cq *cq, u16 cq_count, u16 cq_period)
  829. {
  830. return cq->device->modify_cq ?
  831. cq->device->modify_cq(cq, cq_count, cq_period) : -ENOSYS;
  832. }
  833. EXPORT_SYMBOL(ib_modify_cq);
  834. int ib_destroy_cq(struct ib_cq *cq)
  835. {
  836. if (atomic_read(&cq->usecnt))
  837. return -EBUSY;
  838. return cq->device->destroy_cq(cq);
  839. }
  840. EXPORT_SYMBOL(ib_destroy_cq);
  841. int ib_resize_cq(struct ib_cq *cq, int cqe)
  842. {
  843. return cq->device->resize_cq ?
  844. cq->device->resize_cq(cq, cqe, NULL) : -ENOSYS;
  845. }
  846. EXPORT_SYMBOL(ib_resize_cq);
  847. /* Memory regions */
  848. struct ib_mr *ib_get_dma_mr(struct ib_pd *pd, int mr_access_flags)
  849. {
  850. struct ib_mr *mr;
  851. mr = pd->device->get_dma_mr(pd, mr_access_flags);
  852. if (!IS_ERR(mr)) {
  853. mr->device = pd->device;
  854. mr->pd = pd;
  855. mr->uobject = NULL;
  856. atomic_inc(&pd->usecnt);
  857. atomic_set(&mr->usecnt, 0);
  858. }
  859. return mr;
  860. }
  861. EXPORT_SYMBOL(ib_get_dma_mr);
  862. struct ib_mr *ib_reg_phys_mr(struct ib_pd *pd,
  863. struct ib_phys_buf *phys_buf_array,
  864. int num_phys_buf,
  865. int mr_access_flags,
  866. u64 *iova_start)
  867. {
  868. struct ib_mr *mr;
  869. if (!pd->device->reg_phys_mr)
  870. return ERR_PTR(-ENOSYS);
  871. mr = pd->device->reg_phys_mr(pd, phys_buf_array, num_phys_buf,
  872. mr_access_flags, iova_start);
  873. if (!IS_ERR(mr)) {
  874. mr->device = pd->device;
  875. mr->pd = pd;
  876. mr->uobject = NULL;
  877. atomic_inc(&pd->usecnt);
  878. atomic_set(&mr->usecnt, 0);
  879. }
  880. return mr;
  881. }
  882. EXPORT_SYMBOL(ib_reg_phys_mr);
  883. int ib_rereg_phys_mr(struct ib_mr *mr,
  884. int mr_rereg_mask,
  885. struct ib_pd *pd,
  886. struct ib_phys_buf *phys_buf_array,
  887. int num_phys_buf,
  888. int mr_access_flags,
  889. u64 *iova_start)
  890. {
  891. struct ib_pd *old_pd;
  892. int ret;
  893. if (!mr->device->rereg_phys_mr)
  894. return -ENOSYS;
  895. if (atomic_read(&mr->usecnt))
  896. return -EBUSY;
  897. old_pd = mr->pd;
  898. ret = mr->device->rereg_phys_mr(mr, mr_rereg_mask, pd,
  899. phys_buf_array, num_phys_buf,
  900. mr_access_flags, iova_start);
  901. if (!ret && (mr_rereg_mask & IB_MR_REREG_PD)) {
  902. atomic_dec(&old_pd->usecnt);
  903. atomic_inc(&pd->usecnt);
  904. }
  905. return ret;
  906. }
  907. EXPORT_SYMBOL(ib_rereg_phys_mr);
  908. int ib_query_mr(struct ib_mr *mr, struct ib_mr_attr *mr_attr)
  909. {
  910. return mr->device->query_mr ?
  911. mr->device->query_mr(mr, mr_attr) : -ENOSYS;
  912. }
  913. EXPORT_SYMBOL(ib_query_mr);
  914. int ib_dereg_mr(struct ib_mr *mr)
  915. {
  916. struct ib_pd *pd;
  917. int ret;
  918. if (atomic_read(&mr->usecnt))
  919. return -EBUSY;
  920. pd = mr->pd;
  921. ret = mr->device->dereg_mr(mr);
  922. if (!ret)
  923. atomic_dec(&pd->usecnt);
  924. return ret;
  925. }
  926. EXPORT_SYMBOL(ib_dereg_mr);
  927. struct ib_mr *ib_alloc_fast_reg_mr(struct ib_pd *pd, int max_page_list_len)
  928. {
  929. struct ib_mr *mr;
  930. if (!pd->device->alloc_fast_reg_mr)
  931. return ERR_PTR(-ENOSYS);
  932. mr = pd->device->alloc_fast_reg_mr(pd, max_page_list_len);
  933. if (!IS_ERR(mr)) {
  934. mr->device = pd->device;
  935. mr->pd = pd;
  936. mr->uobject = NULL;
  937. atomic_inc(&pd->usecnt);
  938. atomic_set(&mr->usecnt, 0);
  939. }
  940. return mr;
  941. }
  942. EXPORT_SYMBOL(ib_alloc_fast_reg_mr);
  943. struct ib_fast_reg_page_list *ib_alloc_fast_reg_page_list(struct ib_device *device,
  944. int max_page_list_len)
  945. {
  946. struct ib_fast_reg_page_list *page_list;
  947. if (!device->alloc_fast_reg_page_list)
  948. return ERR_PTR(-ENOSYS);
  949. page_list = device->alloc_fast_reg_page_list(device, max_page_list_len);
  950. if (!IS_ERR(page_list)) {
  951. page_list->device = device;
  952. page_list->max_page_list_len = max_page_list_len;
  953. }
  954. return page_list;
  955. }
  956. EXPORT_SYMBOL(ib_alloc_fast_reg_page_list);
  957. void ib_free_fast_reg_page_list(struct ib_fast_reg_page_list *page_list)
  958. {
  959. page_list->device->free_fast_reg_page_list(page_list);
  960. }
  961. EXPORT_SYMBOL(ib_free_fast_reg_page_list);
  962. /* Memory windows */
  963. struct ib_mw *ib_alloc_mw(struct ib_pd *pd)
  964. {
  965. struct ib_mw *mw;
  966. if (!pd->device->alloc_mw)
  967. return ERR_PTR(-ENOSYS);
  968. mw = pd->device->alloc_mw(pd);
  969. if (!IS_ERR(mw)) {
  970. mw->device = pd->device;
  971. mw->pd = pd;
  972. mw->uobject = NULL;
  973. atomic_inc(&pd->usecnt);
  974. }
  975. return mw;
  976. }
  977. EXPORT_SYMBOL(ib_alloc_mw);
  978. int ib_dealloc_mw(struct ib_mw *mw)
  979. {
  980. struct ib_pd *pd;
  981. int ret;
  982. pd = mw->pd;
  983. ret = mw->device->dealloc_mw(mw);
  984. if (!ret)
  985. atomic_dec(&pd->usecnt);
  986. return ret;
  987. }
  988. EXPORT_SYMBOL(ib_dealloc_mw);
  989. /* "Fast" memory regions */
  990. struct ib_fmr *ib_alloc_fmr(struct ib_pd *pd,
  991. int mr_access_flags,
  992. struct ib_fmr_attr *fmr_attr)
  993. {
  994. struct ib_fmr *fmr;
  995. if (!pd->device->alloc_fmr)
  996. return ERR_PTR(-ENOSYS);
  997. fmr = pd->device->alloc_fmr(pd, mr_access_flags, fmr_attr);
  998. if (!IS_ERR(fmr)) {
  999. fmr->device = pd->device;
  1000. fmr->pd = pd;
  1001. atomic_inc(&pd->usecnt);
  1002. }
  1003. return fmr;
  1004. }
  1005. EXPORT_SYMBOL(ib_alloc_fmr);
  1006. int ib_unmap_fmr(struct list_head *fmr_list)
  1007. {
  1008. struct ib_fmr *fmr;
  1009. if (list_empty(fmr_list))
  1010. return 0;
  1011. fmr = list_entry(fmr_list->next, struct ib_fmr, list);
  1012. return fmr->device->unmap_fmr(fmr_list);
  1013. }
  1014. EXPORT_SYMBOL(ib_unmap_fmr);
  1015. int ib_dealloc_fmr(struct ib_fmr *fmr)
  1016. {
  1017. struct ib_pd *pd;
  1018. int ret;
  1019. pd = fmr->pd;
  1020. ret = fmr->device->dealloc_fmr(fmr);
  1021. if (!ret)
  1022. atomic_dec(&pd->usecnt);
  1023. return ret;
  1024. }
  1025. EXPORT_SYMBOL(ib_dealloc_fmr);
  1026. /* Multicast groups */
  1027. int ib_attach_mcast(struct ib_qp *qp, union ib_gid *gid, u16 lid)
  1028. {
  1029. if (!qp->device->attach_mcast)
  1030. return -ENOSYS;
  1031. if (gid->raw[0] != 0xff || qp->qp_type != IB_QPT_UD)
  1032. return -EINVAL;
  1033. return qp->device->attach_mcast(qp, gid, lid);
  1034. }
  1035. EXPORT_SYMBOL(ib_attach_mcast);
  1036. int ib_detach_mcast(struct ib_qp *qp, union ib_gid *gid, u16 lid)
  1037. {
  1038. if (!qp->device->detach_mcast)
  1039. return -ENOSYS;
  1040. if (gid->raw[0] != 0xff || qp->qp_type != IB_QPT_UD)
  1041. return -EINVAL;
  1042. return qp->device->detach_mcast(qp, gid, lid);
  1043. }
  1044. EXPORT_SYMBOL(ib_detach_mcast);
  1045. struct ib_xrcd *ib_alloc_xrcd(struct ib_device *device)
  1046. {
  1047. struct ib_xrcd *xrcd;
  1048. if (!device->alloc_xrcd)
  1049. return ERR_PTR(-ENOSYS);
  1050. xrcd = device->alloc_xrcd(device, NULL, NULL);
  1051. if (!IS_ERR(xrcd)) {
  1052. xrcd->device = device;
  1053. xrcd->inode = NULL;
  1054. atomic_set(&xrcd->usecnt, 0);
  1055. mutex_init(&xrcd->tgt_qp_mutex);
  1056. INIT_LIST_HEAD(&xrcd->tgt_qp_list);
  1057. }
  1058. return xrcd;
  1059. }
  1060. EXPORT_SYMBOL(ib_alloc_xrcd);
  1061. int ib_dealloc_xrcd(struct ib_xrcd *xrcd)
  1062. {
  1063. struct ib_qp *qp;
  1064. int ret;
  1065. if (atomic_read(&xrcd->usecnt))
  1066. return -EBUSY;
  1067. while (!list_empty(&xrcd->tgt_qp_list)) {
  1068. qp = list_entry(xrcd->tgt_qp_list.next, struct ib_qp, xrcd_list);
  1069. ret = ib_destroy_qp(qp);
  1070. if (ret)
  1071. return ret;
  1072. }
  1073. return xrcd->device->dealloc_xrcd(xrcd);
  1074. }
  1075. EXPORT_SYMBOL(ib_dealloc_xrcd);