sysmmu.h 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122
  1. /* linux/arch/arm/mach-exynos4/include/mach/sysmmu.h
  2. *
  3. * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
  4. * http://www.samsung.com
  5. *
  6. * Samsung sysmmu driver for EXYNOS4
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. */
  12. #ifndef __ASM_ARM_ARCH_SYSMMU_H
  13. #define __ASM_ARM_ARCH_SYSMMU_H __FILE__
  14. #define EXYNOS4_SYSMMU_TOTAL_IPNUM 16
  15. #define S5P_SYSMMU_TOTAL_IPNUM EXYNOS4_SYSMMU_TOTAL_IPNUM
  16. enum exynos4_sysmmu_ips {
  17. SYSMMU_MDMA,
  18. SYSMMU_SSS,
  19. SYSMMU_FIMC0,
  20. SYSMMU_FIMC1,
  21. SYSMMU_FIMC2,
  22. SYSMMU_FIMC3,
  23. SYSMMU_JPEG,
  24. SYSMMU_FIMD0,
  25. SYSMMU_FIMD1,
  26. SYSMMU_PCIe,
  27. SYSMMU_G2D,
  28. SYSMMU_ROTATOR,
  29. SYSMMU_MDMA2,
  30. SYSMMU_TV,
  31. SYSMMU_MFC_L,
  32. SYSMMU_MFC_R,
  33. };
  34. static char *sysmmu_ips_name[EXYNOS4_SYSMMU_TOTAL_IPNUM] = {
  35. "SYSMMU_MDMA" ,
  36. "SYSMMU_SSS" ,
  37. "SYSMMU_FIMC0" ,
  38. "SYSMMU_FIMC1" ,
  39. "SYSMMU_FIMC2" ,
  40. "SYSMMU_FIMC3" ,
  41. "SYSMMU_JPEG" ,
  42. "SYSMMU_FIMD0" ,
  43. "SYSMMU_FIMD1" ,
  44. "SYSMMU_PCIe" ,
  45. "SYSMMU_G2D" ,
  46. "SYSMMU_ROTATOR",
  47. "SYSMMU_MDMA2" ,
  48. "SYSMMU_TV" ,
  49. "SYSMMU_MFC_L" ,
  50. "SYSMMU_MFC_R" ,
  51. };
  52. typedef enum exynos4_sysmmu_ips sysmmu_ips;
  53. struct sysmmu_tt_info {
  54. unsigned long *pgd;
  55. unsigned long pgd_paddr;
  56. unsigned long *pte;
  57. };
  58. struct sysmmu_controller {
  59. const char *name;
  60. /* channels registers */
  61. void __iomem *regs;
  62. /* channel irq */
  63. unsigned int irq;
  64. sysmmu_ips ips;
  65. /* Translation Table Info. */
  66. struct sysmmu_tt_info *tt_info;
  67. struct resource *mem;
  68. struct device *dev;
  69. /* SysMMU controller enable - true : enable */
  70. bool enable;
  71. };
  72. /**
  73. * s5p_sysmmu_enable() - enable system mmu of ip
  74. * @ips: The ip connected system mmu.
  75. *
  76. * This function enable system mmu to transfer address
  77. * from virtual address to physical address
  78. */
  79. int s5p_sysmmu_enable(sysmmu_ips ips);
  80. /**
  81. * s5p_sysmmu_disable() - disable sysmmu mmu of ip
  82. * @ips: The ip connected system mmu.
  83. *
  84. * This function disable system mmu to transfer address
  85. * from virtual address to physical address
  86. */
  87. int s5p_sysmmu_disable(sysmmu_ips ips);
  88. /**
  89. * s5p_sysmmu_set_tablebase_pgd() - set page table base address to refer page table
  90. * @ips: The ip connected system mmu.
  91. * @pgd: The page table base address.
  92. *
  93. * This function set page table base address
  94. * When system mmu transfer address from virtaul address to physical address,
  95. * system mmu refer address information from page table
  96. */
  97. int s5p_sysmmu_set_tablebase_pgd(sysmmu_ips ips, unsigned long pgd);
  98. /**
  99. * s5p_sysmmu_tlb_invalidate() - flush all TLB entry in system mmu
  100. * @ips: The ip connected system mmu.
  101. *
  102. * This function flush all TLB entry in system mmu
  103. */
  104. int s5p_sysmmu_tlb_invalidate(sysmmu_ips ips);
  105. #endif /* __ASM_ARM_ARCH_SYSMMU_H */