qeth_main.c 219 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341
  1. /*
  2. *
  3. * linux/drivers/s390/net/qeth_main.c ($Revision: 1.224 $)
  4. *
  5. * Linux on zSeries OSA Express and HiperSockets support
  6. *
  7. * Copyright 2000,2003 IBM Corporation
  8. *
  9. * Author(s): Original Code written by
  10. * Utz Bacher (utz.bacher@de.ibm.com)
  11. * Rewritten by
  12. * Frank Pavlic (pavlic@de.ibm.com) and
  13. * Thomas Spatzier <tspat@de.ibm.com>
  14. *
  15. * $Revision: 1.224 $ $Date: 2005/05/04 20:19:18 $
  16. *
  17. * This program is free software; you can redistribute it and/or modify
  18. * it under the terms of the GNU General Public License as published by
  19. * the Free Software Foundation; either version 2, or (at your option)
  20. * any later version.
  21. *
  22. * This program is distributed in the hope that it will be useful,
  23. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  24. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  25. * GNU General Public License for more details.
  26. *
  27. * You should have received a copy of the GNU General Public License
  28. * along with this program; if not, write to the Free Software
  29. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  30. */
  31. #include <linux/config.h>
  32. #include <linux/module.h>
  33. #include <linux/moduleparam.h>
  34. #include <linux/string.h>
  35. #include <linux/errno.h>
  36. #include <linux/mm.h>
  37. #include <linux/ip.h>
  38. #include <linux/inetdevice.h>
  39. #include <linux/netdevice.h>
  40. #include <linux/sched.h>
  41. #include <linux/workqueue.h>
  42. #include <linux/kernel.h>
  43. #include <linux/slab.h>
  44. #include <linux/interrupt.h>
  45. #include <linux/tcp.h>
  46. #include <linux/icmp.h>
  47. #include <linux/skbuff.h>
  48. #include <linux/in.h>
  49. #include <linux/igmp.h>
  50. #include <linux/init.h>
  51. #include <linux/reboot.h>
  52. #include <linux/mii.h>
  53. #include <linux/rcupdate.h>
  54. #include <linux/ethtool.h>
  55. #include <net/arp.h>
  56. #include <net/ip.h>
  57. #include <net/route.h>
  58. #include <asm/ebcdic.h>
  59. #include <asm/io.h>
  60. #include <asm/qeth.h>
  61. #include <asm/timex.h>
  62. #include <asm/semaphore.h>
  63. #include <asm/uaccess.h>
  64. #include "qeth.h"
  65. #include "qeth_mpc.h"
  66. #include "qeth_fs.h"
  67. #include "qeth_eddp.h"
  68. #include "qeth_tso.h"
  69. #define VERSION_QETH_C "$Revision: 1.224 $"
  70. static const char *version = "qeth S/390 OSA-Express driver";
  71. /**
  72. * Debug Facility Stuff
  73. */
  74. static debug_info_t *qeth_dbf_setup = NULL;
  75. static debug_info_t *qeth_dbf_data = NULL;
  76. static debug_info_t *qeth_dbf_misc = NULL;
  77. static debug_info_t *qeth_dbf_control = NULL;
  78. debug_info_t *qeth_dbf_trace = NULL;
  79. static debug_info_t *qeth_dbf_sense = NULL;
  80. static debug_info_t *qeth_dbf_qerr = NULL;
  81. DEFINE_PER_CPU(char[256], qeth_dbf_txt_buf);
  82. /**
  83. * some more definitions and declarations
  84. */
  85. static unsigned int known_devices[][10] = QETH_MODELLIST_ARRAY;
  86. /* list of our cards */
  87. struct qeth_card_list_struct qeth_card_list;
  88. /*process list want to be notified*/
  89. spinlock_t qeth_notify_lock;
  90. struct list_head qeth_notify_list;
  91. static void qeth_send_control_data_cb(struct qeth_channel *,
  92. struct qeth_cmd_buffer *);
  93. /**
  94. * here we go with function implementation
  95. */
  96. static void
  97. qeth_init_qdio_info(struct qeth_card *card);
  98. static int
  99. qeth_init_qdio_queues(struct qeth_card *card);
  100. static int
  101. qeth_alloc_qdio_buffers(struct qeth_card *card);
  102. static void
  103. qeth_free_qdio_buffers(struct qeth_card *);
  104. static void
  105. qeth_clear_qdio_buffers(struct qeth_card *);
  106. static void
  107. qeth_clear_ip_list(struct qeth_card *, int, int);
  108. static void
  109. qeth_clear_ipacmd_list(struct qeth_card *);
  110. static int
  111. qeth_qdio_clear_card(struct qeth_card *, int);
  112. static void
  113. qeth_clear_working_pool_list(struct qeth_card *);
  114. static void
  115. qeth_clear_cmd_buffers(struct qeth_channel *);
  116. static int
  117. qeth_stop(struct net_device *);
  118. static void
  119. qeth_clear_ipato_list(struct qeth_card *);
  120. static int
  121. qeth_is_addr_covered_by_ipato(struct qeth_card *, struct qeth_ipaddr *);
  122. static void
  123. qeth_irq_tasklet(unsigned long);
  124. static int
  125. qeth_set_online(struct ccwgroup_device *);
  126. static int
  127. __qeth_set_online(struct ccwgroup_device *gdev, int recovery_mode);
  128. static struct qeth_ipaddr *
  129. qeth_get_addr_buffer(enum qeth_prot_versions);
  130. static void
  131. qeth_set_multicast_list(struct net_device *);
  132. static void
  133. qeth_notify_processes(void)
  134. {
  135. /*notify all registered processes */
  136. struct qeth_notify_list_struct *n_entry;
  137. QETH_DBF_TEXT(trace,3,"procnoti");
  138. spin_lock(&qeth_notify_lock);
  139. list_for_each_entry(n_entry, &qeth_notify_list, list) {
  140. send_sig(n_entry->signum, n_entry->task, 1);
  141. }
  142. spin_unlock(&qeth_notify_lock);
  143. }
  144. int
  145. qeth_notifier_unregister(struct task_struct *p)
  146. {
  147. struct qeth_notify_list_struct *n_entry, *tmp;
  148. QETH_DBF_TEXT(trace, 2, "notunreg");
  149. spin_lock(&qeth_notify_lock);
  150. list_for_each_entry_safe(n_entry, tmp, &qeth_notify_list, list) {
  151. if (n_entry->task == p) {
  152. list_del(&n_entry->list);
  153. kfree(n_entry);
  154. goto out;
  155. }
  156. }
  157. out:
  158. spin_unlock(&qeth_notify_lock);
  159. return 0;
  160. }
  161. int
  162. qeth_notifier_register(struct task_struct *p, int signum)
  163. {
  164. struct qeth_notify_list_struct *n_entry;
  165. /*check first if entry already exists*/
  166. spin_lock(&qeth_notify_lock);
  167. list_for_each_entry(n_entry, &qeth_notify_list, list) {
  168. if (n_entry->task == p) {
  169. n_entry->signum = signum;
  170. spin_unlock(&qeth_notify_lock);
  171. return 0;
  172. }
  173. }
  174. spin_unlock(&qeth_notify_lock);
  175. n_entry = (struct qeth_notify_list_struct *)
  176. kmalloc(sizeof(struct qeth_notify_list_struct),GFP_KERNEL);
  177. if (!n_entry)
  178. return -ENOMEM;
  179. n_entry->task = p;
  180. n_entry->signum = signum;
  181. spin_lock(&qeth_notify_lock);
  182. list_add(&n_entry->list,&qeth_notify_list);
  183. spin_unlock(&qeth_notify_lock);
  184. return 0;
  185. }
  186. /**
  187. * free channel command buffers
  188. */
  189. static void
  190. qeth_clean_channel(struct qeth_channel *channel)
  191. {
  192. int cnt;
  193. QETH_DBF_TEXT(setup, 2, "freech");
  194. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  195. kfree(channel->iob[cnt].data);
  196. }
  197. /**
  198. * free card
  199. */
  200. static void
  201. qeth_free_card(struct qeth_card *card)
  202. {
  203. QETH_DBF_TEXT(setup, 2, "freecrd");
  204. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  205. qeth_clean_channel(&card->read);
  206. qeth_clean_channel(&card->write);
  207. if (card->dev)
  208. free_netdev(card->dev);
  209. qeth_clear_ip_list(card, 0, 0);
  210. qeth_clear_ipato_list(card);
  211. kfree(card->ip_tbd_list);
  212. qeth_free_qdio_buffers(card);
  213. kfree(card);
  214. }
  215. /**
  216. * alloc memory for command buffer per channel
  217. */
  218. static int
  219. qeth_setup_channel(struct qeth_channel *channel)
  220. {
  221. int cnt;
  222. QETH_DBF_TEXT(setup, 2, "setupch");
  223. for (cnt=0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  224. channel->iob[cnt].data = (char *)
  225. kmalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  226. if (channel->iob[cnt].data == NULL)
  227. break;
  228. channel->iob[cnt].state = BUF_STATE_FREE;
  229. channel->iob[cnt].channel = channel;
  230. channel->iob[cnt].callback = qeth_send_control_data_cb;
  231. channel->iob[cnt].rc = 0;
  232. }
  233. if (cnt < QETH_CMD_BUFFER_NO) {
  234. while (cnt-- > 0)
  235. kfree(channel->iob[cnt].data);
  236. return -ENOMEM;
  237. }
  238. channel->buf_no = 0;
  239. channel->io_buf_no = 0;
  240. atomic_set(&channel->irq_pending, 0);
  241. spin_lock_init(&channel->iob_lock);
  242. init_waitqueue_head(&channel->wait_q);
  243. channel->irq_tasklet.data = (unsigned long) channel;
  244. channel->irq_tasklet.func = qeth_irq_tasklet;
  245. return 0;
  246. }
  247. /**
  248. * alloc memory for card structure
  249. */
  250. static struct qeth_card *
  251. qeth_alloc_card(void)
  252. {
  253. struct qeth_card *card;
  254. QETH_DBF_TEXT(setup, 2, "alloccrd");
  255. card = (struct qeth_card *) kmalloc(sizeof(struct qeth_card),
  256. GFP_DMA|GFP_KERNEL);
  257. if (!card)
  258. return NULL;
  259. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  260. memset(card, 0, sizeof(struct qeth_card));
  261. if (qeth_setup_channel(&card->read)) {
  262. kfree(card);
  263. return NULL;
  264. }
  265. if (qeth_setup_channel(&card->write)) {
  266. qeth_clean_channel(&card->read);
  267. kfree(card);
  268. return NULL;
  269. }
  270. return card;
  271. }
  272. static long
  273. __qeth_check_irb_error(struct ccw_device *cdev, struct irb *irb)
  274. {
  275. if (!IS_ERR(irb))
  276. return 0;
  277. switch (PTR_ERR(irb)) {
  278. case -EIO:
  279. PRINT_WARN("i/o-error on device %s\n", cdev->dev.bus_id);
  280. QETH_DBF_TEXT(trace, 2, "ckirberr");
  281. QETH_DBF_TEXT_(trace, 2, " rc%d", -EIO);
  282. break;
  283. case -ETIMEDOUT:
  284. PRINT_WARN("timeout on device %s\n", cdev->dev.bus_id);
  285. QETH_DBF_TEXT(trace, 2, "ckirberr");
  286. QETH_DBF_TEXT_(trace, 2, " rc%d", -ETIMEDOUT);
  287. break;
  288. default:
  289. PRINT_WARN("unknown error %ld on device %s\n", PTR_ERR(irb),
  290. cdev->dev.bus_id);
  291. QETH_DBF_TEXT(trace, 2, "ckirberr");
  292. QETH_DBF_TEXT(trace, 2, " rc???");
  293. }
  294. return PTR_ERR(irb);
  295. }
  296. static int
  297. qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  298. {
  299. int dstat,cstat;
  300. char *sense;
  301. sense = (char *) irb->ecw;
  302. cstat = irb->scsw.cstat;
  303. dstat = irb->scsw.dstat;
  304. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  305. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  306. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  307. QETH_DBF_TEXT(trace,2, "CGENCHK");
  308. PRINT_WARN("check on device %s, dstat=x%x, cstat=x%x ",
  309. cdev->dev.bus_id, dstat, cstat);
  310. HEXDUMP16(WARN, "irb: ", irb);
  311. HEXDUMP16(WARN, "irb: ", ((char *) irb) + 32);
  312. return 1;
  313. }
  314. if (dstat & DEV_STAT_UNIT_CHECK) {
  315. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  316. SENSE_RESETTING_EVENT_FLAG) {
  317. QETH_DBF_TEXT(trace,2,"REVIND");
  318. return 1;
  319. }
  320. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  321. SENSE_COMMAND_REJECT_FLAG) {
  322. QETH_DBF_TEXT(trace,2,"CMDREJi");
  323. return 0;
  324. }
  325. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  326. QETH_DBF_TEXT(trace,2,"AFFE");
  327. return 1;
  328. }
  329. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  330. QETH_DBF_TEXT(trace,2,"ZEROSEN");
  331. return 0;
  332. }
  333. QETH_DBF_TEXT(trace,2,"DGENCHK");
  334. return 1;
  335. }
  336. return 0;
  337. }
  338. static int qeth_issue_next_read(struct qeth_card *);
  339. /**
  340. * interrupt handler
  341. */
  342. static void
  343. qeth_irq(struct ccw_device *cdev, unsigned long intparm, struct irb *irb)
  344. {
  345. int rc;
  346. int cstat,dstat;
  347. struct qeth_cmd_buffer *buffer;
  348. struct qeth_channel *channel;
  349. struct qeth_card *card;
  350. QETH_DBF_TEXT(trace,5,"irq");
  351. if (__qeth_check_irb_error(cdev, irb))
  352. return;
  353. cstat = irb->scsw.cstat;
  354. dstat = irb->scsw.dstat;
  355. card = CARD_FROM_CDEV(cdev);
  356. if (!card)
  357. return;
  358. if (card->read.ccwdev == cdev){
  359. channel = &card->read;
  360. QETH_DBF_TEXT(trace,5,"read");
  361. } else if (card->write.ccwdev == cdev) {
  362. channel = &card->write;
  363. QETH_DBF_TEXT(trace,5,"write");
  364. } else {
  365. channel = &card->data;
  366. QETH_DBF_TEXT(trace,5,"data");
  367. }
  368. atomic_set(&channel->irq_pending, 0);
  369. if (irb->scsw.fctl & (SCSW_FCTL_CLEAR_FUNC))
  370. channel->state = CH_STATE_STOPPED;
  371. if (irb->scsw.fctl & (SCSW_FCTL_HALT_FUNC))
  372. channel->state = CH_STATE_HALTED;
  373. /*let's wake up immediately on data channel*/
  374. if ((channel == &card->data) && (intparm != 0))
  375. goto out;
  376. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  377. QETH_DBF_TEXT(trace, 6, "clrchpar");
  378. /* we don't have to handle this further */
  379. intparm = 0;
  380. }
  381. if (intparm == QETH_HALT_CHANNEL_PARM) {
  382. QETH_DBF_TEXT(trace, 6, "hltchpar");
  383. /* we don't have to handle this further */
  384. intparm = 0;
  385. }
  386. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  387. (dstat & DEV_STAT_UNIT_CHECK) ||
  388. (cstat)) {
  389. if (irb->esw.esw0.erw.cons) {
  390. /* TODO: we should make this s390dbf */
  391. PRINT_WARN("sense data available on channel %s.\n",
  392. CHANNEL_ID(channel));
  393. PRINT_WARN(" cstat 0x%X\n dstat 0x%X\n", cstat, dstat);
  394. HEXDUMP16(WARN,"irb: ",irb);
  395. HEXDUMP16(WARN,"sense data: ",irb->ecw);
  396. }
  397. rc = qeth_get_problem(cdev,irb);
  398. if (rc) {
  399. qeth_schedule_recovery(card);
  400. goto out;
  401. }
  402. }
  403. if (intparm) {
  404. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  405. buffer->state = BUF_STATE_PROCESSED;
  406. }
  407. if (channel == &card->data)
  408. return;
  409. if (channel == &card->read &&
  410. channel->state == CH_STATE_UP)
  411. qeth_issue_next_read(card);
  412. tasklet_schedule(&channel->irq_tasklet);
  413. return;
  414. out:
  415. wake_up(&card->wait_q);
  416. }
  417. /**
  418. * tasklet function scheduled from irq handler
  419. */
  420. static void
  421. qeth_irq_tasklet(unsigned long data)
  422. {
  423. struct qeth_card *card;
  424. struct qeth_channel *channel;
  425. struct qeth_cmd_buffer *iob;
  426. __u8 index;
  427. QETH_DBF_TEXT(trace,5,"irqtlet");
  428. channel = (struct qeth_channel *) data;
  429. iob = channel->iob;
  430. index = channel->buf_no;
  431. card = CARD_FROM_CDEV(channel->ccwdev);
  432. while (iob[index].state == BUF_STATE_PROCESSED) {
  433. if (iob[index].callback !=NULL) {
  434. iob[index].callback(channel,iob + index);
  435. }
  436. index = (index + 1) % QETH_CMD_BUFFER_NO;
  437. }
  438. channel->buf_no = index;
  439. wake_up(&card->wait_q);
  440. }
  441. static int qeth_stop_card(struct qeth_card *, int);
  442. static int
  443. __qeth_set_offline(struct ccwgroup_device *cgdev, int recovery_mode)
  444. {
  445. struct qeth_card *card = (struct qeth_card *) cgdev->dev.driver_data;
  446. int rc = 0;
  447. enum qeth_card_states recover_flag;
  448. QETH_DBF_TEXT(setup, 3, "setoffl");
  449. QETH_DBF_HEX(setup, 3, &card, sizeof(void *));
  450. recover_flag = card->state;
  451. if (qeth_stop_card(card, recovery_mode) == -ERESTARTSYS){
  452. PRINT_WARN("Stopping card %s interrupted by user!\n",
  453. CARD_BUS_ID(card));
  454. return -ERESTARTSYS;
  455. }
  456. if ((rc = ccw_device_set_offline(CARD_DDEV(card))) ||
  457. (rc = ccw_device_set_offline(CARD_WDEV(card))) ||
  458. (rc = ccw_device_set_offline(CARD_RDEV(card)))) {
  459. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  460. }
  461. if (recover_flag == CARD_STATE_UP)
  462. card->state = CARD_STATE_RECOVER;
  463. qeth_notify_processes();
  464. return 0;
  465. }
  466. static int
  467. qeth_set_offline(struct ccwgroup_device *cgdev)
  468. {
  469. return __qeth_set_offline(cgdev, 0);
  470. }
  471. static int
  472. qeth_wait_for_threads(struct qeth_card *card, unsigned long threads);
  473. static void
  474. qeth_remove_device(struct ccwgroup_device *cgdev)
  475. {
  476. struct qeth_card *card = (struct qeth_card *) cgdev->dev.driver_data;
  477. unsigned long flags;
  478. QETH_DBF_TEXT(setup, 3, "rmdev");
  479. QETH_DBF_HEX(setup, 3, &card, sizeof(void *));
  480. if (!card)
  481. return;
  482. if (qeth_wait_for_threads(card, 0xffffffff))
  483. return;
  484. if (cgdev->state == CCWGROUP_ONLINE){
  485. card->use_hard_stop = 1;
  486. qeth_set_offline(cgdev);
  487. }
  488. /* remove form our internal list */
  489. write_lock_irqsave(&qeth_card_list.rwlock, flags);
  490. list_del(&card->list);
  491. write_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  492. if (card->dev)
  493. unregister_netdev(card->dev);
  494. qeth_remove_device_attributes(&cgdev->dev);
  495. qeth_free_card(card);
  496. cgdev->dev.driver_data = NULL;
  497. put_device(&cgdev->dev);
  498. }
  499. static int
  500. qeth_register_addr_entry(struct qeth_card *, struct qeth_ipaddr *);
  501. static int
  502. qeth_deregister_addr_entry(struct qeth_card *, struct qeth_ipaddr *);
  503. /**
  504. * Add/remove address to/from card's ip list, i.e. try to add or remove
  505. * reference to/from an IP address that is already registered on the card.
  506. * Returns:
  507. * 0 address was on card and its reference count has been adjusted,
  508. * but is still > 0, so nothing has to be done
  509. * also returns 0 if card was not on card and the todo was to delete
  510. * the address -> there is also nothing to be done
  511. * 1 address was not on card and the todo is to add it to the card's ip
  512. * list
  513. * -1 address was on card and its reference count has been decremented
  514. * to <= 0 by the todo -> address must be removed from card
  515. */
  516. static int
  517. __qeth_ref_ip_on_card(struct qeth_card *card, struct qeth_ipaddr *todo,
  518. struct qeth_ipaddr **__addr)
  519. {
  520. struct qeth_ipaddr *addr;
  521. int found = 0;
  522. list_for_each_entry(addr, &card->ip_list, entry) {
  523. if ((addr->proto == QETH_PROT_IPV4) &&
  524. (todo->proto == QETH_PROT_IPV4) &&
  525. (addr->type == todo->type) &&
  526. (addr->u.a4.addr == todo->u.a4.addr) &&
  527. (addr->u.a4.mask == todo->u.a4.mask) ){
  528. found = 1;
  529. break;
  530. }
  531. if ((addr->proto == QETH_PROT_IPV6) &&
  532. (todo->proto == QETH_PROT_IPV6) &&
  533. (addr->type == todo->type) &&
  534. (addr->u.a6.pfxlen == todo->u.a6.pfxlen) &&
  535. (memcmp(&addr->u.a6.addr, &todo->u.a6.addr,
  536. sizeof(struct in6_addr)) == 0)) {
  537. found = 1;
  538. break;
  539. }
  540. }
  541. if (found){
  542. addr->users += todo->users;
  543. if (addr->users <= 0){
  544. *__addr = addr;
  545. return -1;
  546. } else {
  547. /* for VIPA and RXIP limit refcount to 1 */
  548. if (addr->type != QETH_IP_TYPE_NORMAL)
  549. addr->users = 1;
  550. return 0;
  551. }
  552. }
  553. if (todo->users > 0){
  554. /* for VIPA and RXIP limit refcount to 1 */
  555. if (todo->type != QETH_IP_TYPE_NORMAL)
  556. todo->users = 1;
  557. return 1;
  558. } else
  559. return 0;
  560. }
  561. static inline int
  562. __qeth_address_exists_in_list(struct list_head *list, struct qeth_ipaddr *addr,
  563. int same_type)
  564. {
  565. struct qeth_ipaddr *tmp;
  566. list_for_each_entry(tmp, list, entry) {
  567. if ((tmp->proto == QETH_PROT_IPV4) &&
  568. (addr->proto == QETH_PROT_IPV4) &&
  569. ((same_type && (tmp->type == addr->type)) ||
  570. (!same_type && (tmp->type != addr->type)) ) &&
  571. (tmp->u.a4.addr == addr->u.a4.addr) ){
  572. return 1;
  573. }
  574. if ((tmp->proto == QETH_PROT_IPV6) &&
  575. (addr->proto == QETH_PROT_IPV6) &&
  576. ((same_type && (tmp->type == addr->type)) ||
  577. (!same_type && (tmp->type != addr->type)) ) &&
  578. (memcmp(&tmp->u.a6.addr, &addr->u.a6.addr,
  579. sizeof(struct in6_addr)) == 0) ) {
  580. return 1;
  581. }
  582. }
  583. return 0;
  584. }
  585. /*
  586. * Add IP to be added to todo list. If there is already an "add todo"
  587. * in this list we just incremenent the reference count.
  588. * Returns 0 if we just incremented reference count.
  589. */
  590. static int
  591. __qeth_insert_ip_todo(struct qeth_card *card, struct qeth_ipaddr *addr, int add)
  592. {
  593. struct qeth_ipaddr *tmp, *t;
  594. int found = 0;
  595. list_for_each_entry_safe(tmp, t, card->ip_tbd_list, entry) {
  596. if ((addr->type == QETH_IP_TYPE_DEL_ALL_MC) &&
  597. (tmp->type == QETH_IP_TYPE_DEL_ALL_MC))
  598. return 0;
  599. if ((tmp->proto == QETH_PROT_IPV4) &&
  600. (addr->proto == QETH_PROT_IPV4) &&
  601. (tmp->type == addr->type) &&
  602. (tmp->is_multicast == addr->is_multicast) &&
  603. (tmp->u.a4.addr == addr->u.a4.addr) &&
  604. (tmp->u.a4.mask == addr->u.a4.mask) ){
  605. found = 1;
  606. break;
  607. }
  608. if ((tmp->proto == QETH_PROT_IPV6) &&
  609. (addr->proto == QETH_PROT_IPV6) &&
  610. (tmp->type == addr->type) &&
  611. (tmp->is_multicast == addr->is_multicast) &&
  612. (tmp->u.a6.pfxlen == addr->u.a6.pfxlen) &&
  613. (memcmp(&tmp->u.a6.addr, &addr->u.a6.addr,
  614. sizeof(struct in6_addr)) == 0) ){
  615. found = 1;
  616. break;
  617. }
  618. }
  619. if (found){
  620. if (addr->users != 0)
  621. tmp->users += addr->users;
  622. else
  623. tmp->users += add? 1:-1;
  624. if (tmp->users == 0){
  625. list_del(&tmp->entry);
  626. kfree(tmp);
  627. }
  628. return 0;
  629. } else {
  630. if (addr->type == QETH_IP_TYPE_DEL_ALL_MC)
  631. list_add(&addr->entry, card->ip_tbd_list);
  632. else {
  633. if (addr->users == 0)
  634. addr->users += add? 1:-1;
  635. if (add && (addr->type == QETH_IP_TYPE_NORMAL) &&
  636. qeth_is_addr_covered_by_ipato(card, addr)){
  637. QETH_DBF_TEXT(trace, 2, "tkovaddr");
  638. addr->set_flags |= QETH_IPA_SETIP_TAKEOVER_FLAG;
  639. }
  640. list_add_tail(&addr->entry, card->ip_tbd_list);
  641. }
  642. return 1;
  643. }
  644. }
  645. /**
  646. * Remove IP address from list
  647. */
  648. static int
  649. qeth_delete_ip(struct qeth_card *card, struct qeth_ipaddr *addr)
  650. {
  651. unsigned long flags;
  652. int rc = 0;
  653. QETH_DBF_TEXT(trace,4,"delip");
  654. if (addr->proto == QETH_PROT_IPV4)
  655. QETH_DBF_HEX(trace,4,&addr->u.a4.addr,4);
  656. else {
  657. QETH_DBF_HEX(trace,4,&addr->u.a6.addr,8);
  658. QETH_DBF_HEX(trace,4,((char *)&addr->u.a6.addr)+8,8);
  659. }
  660. spin_lock_irqsave(&card->ip_lock, flags);
  661. rc = __qeth_insert_ip_todo(card, addr, 0);
  662. spin_unlock_irqrestore(&card->ip_lock, flags);
  663. return rc;
  664. }
  665. static int
  666. qeth_add_ip(struct qeth_card *card, struct qeth_ipaddr *addr)
  667. {
  668. unsigned long flags;
  669. int rc = 0;
  670. QETH_DBF_TEXT(trace,4,"addip");
  671. if (addr->proto == QETH_PROT_IPV4)
  672. QETH_DBF_HEX(trace,4,&addr->u.a4.addr,4);
  673. else {
  674. QETH_DBF_HEX(trace,4,&addr->u.a6.addr,8);
  675. QETH_DBF_HEX(trace,4,((char *)&addr->u.a6.addr)+8,8);
  676. }
  677. spin_lock_irqsave(&card->ip_lock, flags);
  678. rc = __qeth_insert_ip_todo(card, addr, 1);
  679. spin_unlock_irqrestore(&card->ip_lock, flags);
  680. return rc;
  681. }
  682. static inline void
  683. __qeth_delete_all_mc(struct qeth_card *card, unsigned long *flags)
  684. {
  685. struct qeth_ipaddr *addr, *tmp;
  686. int rc;
  687. list_for_each_entry_safe(addr, tmp, &card->ip_list, entry) {
  688. if (addr->is_multicast) {
  689. spin_unlock_irqrestore(&card->ip_lock, *flags);
  690. rc = qeth_deregister_addr_entry(card, addr);
  691. spin_lock_irqsave(&card->ip_lock, *flags);
  692. if (!rc) {
  693. list_del(&addr->entry);
  694. kfree(addr);
  695. }
  696. }
  697. }
  698. }
  699. static void
  700. qeth_set_ip_addr_list(struct qeth_card *card)
  701. {
  702. struct list_head *tbd_list;
  703. struct qeth_ipaddr *todo, *addr;
  704. unsigned long flags;
  705. int rc;
  706. QETH_DBF_TEXT(trace, 2, "sdiplist");
  707. QETH_DBF_HEX(trace, 2, &card, sizeof(void *));
  708. spin_lock_irqsave(&card->ip_lock, flags);
  709. tbd_list = card->ip_tbd_list;
  710. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_ATOMIC);
  711. if (!card->ip_tbd_list) {
  712. QETH_DBF_TEXT(trace, 0, "silnomem");
  713. card->ip_tbd_list = tbd_list;
  714. spin_unlock_irqrestore(&card->ip_lock, flags);
  715. return;
  716. } else
  717. INIT_LIST_HEAD(card->ip_tbd_list);
  718. while (!list_empty(tbd_list)){
  719. todo = list_entry(tbd_list->next, struct qeth_ipaddr, entry);
  720. list_del(&todo->entry);
  721. if (todo->type == QETH_IP_TYPE_DEL_ALL_MC){
  722. __qeth_delete_all_mc(card, &flags);
  723. kfree(todo);
  724. continue;
  725. }
  726. rc = __qeth_ref_ip_on_card(card, todo, &addr);
  727. if (rc == 0) {
  728. /* nothing to be done; only adjusted refcount */
  729. kfree(todo);
  730. } else if (rc == 1) {
  731. /* new entry to be added to on-card list */
  732. spin_unlock_irqrestore(&card->ip_lock, flags);
  733. rc = qeth_register_addr_entry(card, todo);
  734. spin_lock_irqsave(&card->ip_lock, flags);
  735. if (!rc)
  736. list_add_tail(&todo->entry, &card->ip_list);
  737. else
  738. kfree(todo);
  739. } else if (rc == -1) {
  740. /* on-card entry to be removed */
  741. list_del_init(&addr->entry);
  742. spin_unlock_irqrestore(&card->ip_lock, flags);
  743. rc = qeth_deregister_addr_entry(card, addr);
  744. spin_lock_irqsave(&card->ip_lock, flags);
  745. if (!rc)
  746. kfree(addr);
  747. else
  748. list_add_tail(&addr->entry, &card->ip_list);
  749. kfree(todo);
  750. }
  751. }
  752. spin_unlock_irqrestore(&card->ip_lock, flags);
  753. kfree(tbd_list);
  754. }
  755. static void qeth_delete_mc_addresses(struct qeth_card *);
  756. static void qeth_add_multicast_ipv4(struct qeth_card *);
  757. #ifdef CONFIG_QETH_IPV6
  758. static void qeth_add_multicast_ipv6(struct qeth_card *);
  759. #endif
  760. static inline int
  761. qeth_set_thread_start_bit(struct qeth_card *card, unsigned long thread)
  762. {
  763. unsigned long flags;
  764. spin_lock_irqsave(&card->thread_mask_lock, flags);
  765. if ( !(card->thread_allowed_mask & thread) ||
  766. (card->thread_start_mask & thread) ) {
  767. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  768. return -EPERM;
  769. }
  770. card->thread_start_mask |= thread;
  771. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  772. return 0;
  773. }
  774. static void
  775. qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  776. {
  777. unsigned long flags;
  778. spin_lock_irqsave(&card->thread_mask_lock, flags);
  779. card->thread_start_mask &= ~thread;
  780. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  781. wake_up(&card->wait_q);
  782. }
  783. static void
  784. qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  785. {
  786. unsigned long flags;
  787. spin_lock_irqsave(&card->thread_mask_lock, flags);
  788. card->thread_running_mask &= ~thread;
  789. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  790. wake_up(&card->wait_q);
  791. }
  792. static inline int
  793. __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  794. {
  795. unsigned long flags;
  796. int rc = 0;
  797. spin_lock_irqsave(&card->thread_mask_lock, flags);
  798. if (card->thread_start_mask & thread){
  799. if ((card->thread_allowed_mask & thread) &&
  800. !(card->thread_running_mask & thread)){
  801. rc = 1;
  802. card->thread_start_mask &= ~thread;
  803. card->thread_running_mask |= thread;
  804. } else
  805. rc = -EPERM;
  806. }
  807. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  808. return rc;
  809. }
  810. static int
  811. qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  812. {
  813. int rc = 0;
  814. wait_event(card->wait_q,
  815. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  816. return rc;
  817. }
  818. static int
  819. qeth_register_ip_addresses(void *ptr)
  820. {
  821. struct qeth_card *card;
  822. card = (struct qeth_card *) ptr;
  823. daemonize("qeth_reg_ip");
  824. QETH_DBF_TEXT(trace,4,"regipth1");
  825. if (!qeth_do_run_thread(card, QETH_SET_IP_THREAD))
  826. return 0;
  827. QETH_DBF_TEXT(trace,4,"regipth2");
  828. qeth_set_ip_addr_list(card);
  829. qeth_clear_thread_running_bit(card, QETH_SET_IP_THREAD);
  830. return 0;
  831. }
  832. static int
  833. qeth_recover(void *ptr)
  834. {
  835. struct qeth_card *card;
  836. int rc = 0;
  837. card = (struct qeth_card *) ptr;
  838. daemonize("qeth_recover");
  839. QETH_DBF_TEXT(trace,2,"recover1");
  840. QETH_DBF_HEX(trace, 2, &card, sizeof(void *));
  841. if (!qeth_do_run_thread(card, QETH_RECOVER_THREAD))
  842. return 0;
  843. QETH_DBF_TEXT(trace,2,"recover2");
  844. PRINT_WARN("Recovery of device %s started ...\n",
  845. CARD_BUS_ID(card));
  846. card->use_hard_stop = 1;
  847. __qeth_set_offline(card->gdev,1);
  848. rc = __qeth_set_online(card->gdev,1);
  849. if (!rc)
  850. PRINT_INFO("Device %s successfully recovered!\n",
  851. CARD_BUS_ID(card));
  852. else
  853. PRINT_INFO("Device %s could not be recovered!\n",
  854. CARD_BUS_ID(card));
  855. /* don't run another scheduled recovery */
  856. qeth_clear_thread_start_bit(card, QETH_RECOVER_THREAD);
  857. qeth_clear_thread_running_bit(card, QETH_RECOVER_THREAD);
  858. return 0;
  859. }
  860. void
  861. qeth_schedule_recovery(struct qeth_card *card)
  862. {
  863. QETH_DBF_TEXT(trace,2,"startrec");
  864. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  865. schedule_work(&card->kernel_thread_starter);
  866. }
  867. static int
  868. qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  869. {
  870. unsigned long flags;
  871. int rc = 0;
  872. spin_lock_irqsave(&card->thread_mask_lock, flags);
  873. QETH_DBF_TEXT_(trace, 4, " %02x%02x%02x",
  874. (u8) card->thread_start_mask,
  875. (u8) card->thread_allowed_mask,
  876. (u8) card->thread_running_mask);
  877. rc = (card->thread_start_mask & thread);
  878. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  879. return rc;
  880. }
  881. static void
  882. qeth_start_kernel_thread(struct qeth_card *card)
  883. {
  884. QETH_DBF_TEXT(trace , 2, "strthrd");
  885. if (card->read.state != CH_STATE_UP &&
  886. card->write.state != CH_STATE_UP)
  887. return;
  888. if (qeth_do_start_thread(card, QETH_SET_IP_THREAD))
  889. kernel_thread(qeth_register_ip_addresses, (void *)card,SIGCHLD);
  890. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD))
  891. kernel_thread(qeth_recover, (void *) card, SIGCHLD);
  892. }
  893. static void
  894. qeth_set_intial_options(struct qeth_card *card)
  895. {
  896. card->options.route4.type = NO_ROUTER;
  897. #ifdef CONFIG_QETH_IPV6
  898. card->options.route6.type = NO_ROUTER;
  899. #endif /* QETH_IPV6 */
  900. card->options.checksum_type = QETH_CHECKSUM_DEFAULT;
  901. card->options.broadcast_mode = QETH_TR_BROADCAST_ALLRINGS;
  902. card->options.macaddr_mode = QETH_TR_MACADDR_NONCANONICAL;
  903. card->options.fake_broadcast = 0;
  904. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  905. card->options.fake_ll = 0;
  906. card->options.layer2 = 0;
  907. }
  908. /**
  909. * initialize channels ,card and all state machines
  910. */
  911. static int
  912. qeth_setup_card(struct qeth_card *card)
  913. {
  914. QETH_DBF_TEXT(setup, 2, "setupcrd");
  915. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  916. card->read.state = CH_STATE_DOWN;
  917. card->write.state = CH_STATE_DOWN;
  918. card->data.state = CH_STATE_DOWN;
  919. card->state = CARD_STATE_DOWN;
  920. card->lan_online = 0;
  921. card->use_hard_stop = 0;
  922. card->dev = NULL;
  923. #ifdef CONFIG_QETH_VLAN
  924. spin_lock_init(&card->vlanlock);
  925. card->vlangrp = NULL;
  926. #endif
  927. spin_lock_init(&card->ip_lock);
  928. spin_lock_init(&card->thread_mask_lock);
  929. card->thread_start_mask = 0;
  930. card->thread_allowed_mask = 0;
  931. card->thread_running_mask = 0;
  932. INIT_WORK(&card->kernel_thread_starter,
  933. (void *)qeth_start_kernel_thread,card);
  934. INIT_LIST_HEAD(&card->ip_list);
  935. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_KERNEL);
  936. if (!card->ip_tbd_list) {
  937. QETH_DBF_TEXT(setup, 0, "iptbdnom");
  938. return -ENOMEM;
  939. }
  940. INIT_LIST_HEAD(card->ip_tbd_list);
  941. INIT_LIST_HEAD(&card->cmd_waiter_list);
  942. init_waitqueue_head(&card->wait_q);
  943. /* intial options */
  944. qeth_set_intial_options(card);
  945. /* IP address takeover */
  946. INIT_LIST_HEAD(&card->ipato.entries);
  947. card->ipato.enabled = 0;
  948. card->ipato.invert4 = 0;
  949. card->ipato.invert6 = 0;
  950. /* init QDIO stuff */
  951. qeth_init_qdio_info(card);
  952. return 0;
  953. }
  954. static int
  955. is_1920_device (struct qeth_card *card)
  956. {
  957. int single_queue = 0;
  958. struct ccw_device *ccwdev;
  959. struct channelPath_dsc {
  960. u8 flags;
  961. u8 lsn;
  962. u8 desc;
  963. u8 chpid;
  964. u8 swla;
  965. u8 zeroes;
  966. u8 chla;
  967. u8 chpp;
  968. } *chp_dsc;
  969. QETH_DBF_TEXT(setup, 2, "chk_1920");
  970. ccwdev = card->data.ccwdev;
  971. chp_dsc = (struct channelPath_dsc *)ccw_device_get_chp_desc(ccwdev, 0);
  972. if (chp_dsc != NULL) {
  973. /* CHPP field bit 6 == 1 -> single queue */
  974. single_queue = ((chp_dsc->chpp & 0x02) == 0x02);
  975. kfree(chp_dsc);
  976. }
  977. QETH_DBF_TEXT_(setup, 2, "rc:%x", single_queue);
  978. return single_queue;
  979. }
  980. static int
  981. qeth_determine_card_type(struct qeth_card *card)
  982. {
  983. int i = 0;
  984. QETH_DBF_TEXT(setup, 2, "detcdtyp");
  985. while (known_devices[i][4]) {
  986. if ((CARD_RDEV(card)->id.dev_type == known_devices[i][2]) &&
  987. (CARD_RDEV(card)->id.dev_model == known_devices[i][3])) {
  988. card->info.type = known_devices[i][4];
  989. if (is_1920_device(card)) {
  990. PRINT_INFO("Priority Queueing not able "
  991. "due to hardware limitations!\n");
  992. card->qdio.no_out_queues = 1;
  993. card->qdio.default_out_queue = 0;
  994. } else {
  995. card->qdio.no_out_queues = known_devices[i][8];
  996. }
  997. card->info.is_multicast_different = known_devices[i][9];
  998. return 0;
  999. }
  1000. i++;
  1001. }
  1002. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1003. PRINT_ERR("unknown card type on device %s\n", CARD_BUS_ID(card));
  1004. return -ENOENT;
  1005. }
  1006. static int
  1007. qeth_probe_device(struct ccwgroup_device *gdev)
  1008. {
  1009. struct qeth_card *card;
  1010. struct device *dev;
  1011. unsigned long flags;
  1012. int rc;
  1013. QETH_DBF_TEXT(setup, 2, "probedev");
  1014. dev = &gdev->dev;
  1015. if (!get_device(dev))
  1016. return -ENODEV;
  1017. card = qeth_alloc_card();
  1018. if (!card) {
  1019. put_device(dev);
  1020. QETH_DBF_TEXT_(setup, 2, "1err%d", -ENOMEM);
  1021. return -ENOMEM;
  1022. }
  1023. card->read.ccwdev = gdev->cdev[0];
  1024. card->write.ccwdev = gdev->cdev[1];
  1025. card->data.ccwdev = gdev->cdev[2];
  1026. if ((rc = qeth_setup_card(card))){
  1027. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  1028. put_device(dev);
  1029. qeth_free_card(card);
  1030. return rc;
  1031. }
  1032. gdev->dev.driver_data = card;
  1033. card->gdev = gdev;
  1034. gdev->cdev[0]->handler = qeth_irq;
  1035. gdev->cdev[1]->handler = qeth_irq;
  1036. gdev->cdev[2]->handler = qeth_irq;
  1037. rc = qeth_create_device_attributes(dev);
  1038. if (rc) {
  1039. put_device(dev);
  1040. qeth_free_card(card);
  1041. return rc;
  1042. }
  1043. if ((rc = qeth_determine_card_type(card))){
  1044. PRINT_WARN("%s: not a valid card type\n", __func__);
  1045. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  1046. put_device(dev);
  1047. qeth_free_card(card);
  1048. return rc;
  1049. }
  1050. /* insert into our internal list */
  1051. write_lock_irqsave(&qeth_card_list.rwlock, flags);
  1052. list_add_tail(&card->list, &qeth_card_list.list);
  1053. write_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  1054. return rc;
  1055. }
  1056. static int
  1057. qeth_get_unitaddr(struct qeth_card *card)
  1058. {
  1059. int length;
  1060. char *prcd;
  1061. int rc;
  1062. QETH_DBF_TEXT(setup, 2, "getunit");
  1063. rc = read_conf_data(CARD_DDEV(card), (void **) &prcd, &length);
  1064. if (rc) {
  1065. PRINT_ERR("read_conf_data for device %s returned %i\n",
  1066. CARD_DDEV_ID(card), rc);
  1067. return rc;
  1068. }
  1069. card->info.chpid = prcd[30];
  1070. card->info.unit_addr2 = prcd[31];
  1071. card->info.cula = prcd[63];
  1072. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1073. (prcd[0x11] == _ascebc['M']));
  1074. return 0;
  1075. }
  1076. static void
  1077. qeth_init_tokens(struct qeth_card *card)
  1078. {
  1079. card->token.issuer_rm_w = 0x00010103UL;
  1080. card->token.cm_filter_w = 0x00010108UL;
  1081. card->token.cm_connection_w = 0x0001010aUL;
  1082. card->token.ulp_filter_w = 0x0001010bUL;
  1083. card->token.ulp_connection_w = 0x0001010dUL;
  1084. }
  1085. static inline __u16
  1086. raw_devno_from_bus_id(char *id)
  1087. {
  1088. id += (strlen(id) - 4);
  1089. return (__u16) simple_strtoul(id, &id, 16);
  1090. }
  1091. /**
  1092. * setup channel
  1093. */
  1094. static void
  1095. qeth_setup_ccw(struct qeth_channel *channel,unsigned char *iob, __u32 len)
  1096. {
  1097. struct qeth_card *card;
  1098. QETH_DBF_TEXT(trace, 4, "setupccw");
  1099. card = CARD_FROM_CDEV(channel->ccwdev);
  1100. if (channel == &card->read)
  1101. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1102. else
  1103. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1104. channel->ccw.count = len;
  1105. channel->ccw.cda = (__u32) __pa(iob);
  1106. }
  1107. /**
  1108. * get free buffer for ccws (IDX activation, lancmds,ipassists...)
  1109. */
  1110. static struct qeth_cmd_buffer *
  1111. __qeth_get_buffer(struct qeth_channel *channel)
  1112. {
  1113. __u8 index;
  1114. QETH_DBF_TEXT(trace, 6, "getbuff");
  1115. index = channel->io_buf_no;
  1116. do {
  1117. if (channel->iob[index].state == BUF_STATE_FREE) {
  1118. channel->iob[index].state = BUF_STATE_LOCKED;
  1119. channel->io_buf_no = (channel->io_buf_no + 1) %
  1120. QETH_CMD_BUFFER_NO;
  1121. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  1122. return channel->iob + index;
  1123. }
  1124. index = (index + 1) % QETH_CMD_BUFFER_NO;
  1125. } while(index != channel->io_buf_no);
  1126. return NULL;
  1127. }
  1128. /**
  1129. * release command buffer
  1130. */
  1131. static void
  1132. qeth_release_buffer(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1133. {
  1134. unsigned long flags;
  1135. QETH_DBF_TEXT(trace, 6, "relbuff");
  1136. spin_lock_irqsave(&channel->iob_lock, flags);
  1137. memset(iob->data, 0, QETH_BUFSIZE);
  1138. iob->state = BUF_STATE_FREE;
  1139. iob->callback = qeth_send_control_data_cb;
  1140. iob->rc = 0;
  1141. spin_unlock_irqrestore(&channel->iob_lock, flags);
  1142. }
  1143. static struct qeth_cmd_buffer *
  1144. qeth_get_buffer(struct qeth_channel *channel)
  1145. {
  1146. struct qeth_cmd_buffer *buffer = NULL;
  1147. unsigned long flags;
  1148. spin_lock_irqsave(&channel->iob_lock, flags);
  1149. buffer = __qeth_get_buffer(channel);
  1150. spin_unlock_irqrestore(&channel->iob_lock, flags);
  1151. return buffer;
  1152. }
  1153. static struct qeth_cmd_buffer *
  1154. qeth_wait_for_buffer(struct qeth_channel *channel)
  1155. {
  1156. struct qeth_cmd_buffer *buffer;
  1157. wait_event(channel->wait_q,
  1158. ((buffer = qeth_get_buffer(channel)) != NULL));
  1159. return buffer;
  1160. }
  1161. static void
  1162. qeth_clear_cmd_buffers(struct qeth_channel *channel)
  1163. {
  1164. int cnt = 0;
  1165. for (cnt=0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  1166. qeth_release_buffer(channel,&channel->iob[cnt]);
  1167. channel->buf_no = 0;
  1168. channel->io_buf_no = 0;
  1169. }
  1170. /**
  1171. * start IDX for read and write channel
  1172. */
  1173. static int
  1174. qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1175. void (*idx_reply_cb)(struct qeth_channel *,
  1176. struct qeth_cmd_buffer *))
  1177. {
  1178. struct qeth_cmd_buffer *iob;
  1179. unsigned long flags;
  1180. int rc;
  1181. struct qeth_card *card;
  1182. QETH_DBF_TEXT(setup, 2, "idxanswr");
  1183. card = CARD_FROM_CDEV(channel->ccwdev);
  1184. iob = qeth_get_buffer(channel);
  1185. iob->callback = idx_reply_cb;
  1186. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1187. channel->ccw.count = QETH_BUFSIZE;
  1188. channel->ccw.cda = (__u32) __pa(iob->data);
  1189. wait_event(card->wait_q,
  1190. atomic_compare_and_swap(0,1,&channel->irq_pending) == 0);
  1191. QETH_DBF_TEXT(setup, 6, "noirqpnd");
  1192. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1193. rc = ccw_device_start(channel->ccwdev,
  1194. &channel->ccw,(addr_t) iob, 0, 0);
  1195. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1196. if (rc) {
  1197. PRINT_ERR("qeth: Error2 in activating channel rc=%d\n",rc);
  1198. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  1199. atomic_set(&channel->irq_pending, 0);
  1200. wake_up(&card->wait_q);
  1201. return rc;
  1202. }
  1203. rc = wait_event_interruptible_timeout(card->wait_q,
  1204. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1205. if (rc == -ERESTARTSYS)
  1206. return rc;
  1207. if (channel->state != CH_STATE_UP){
  1208. rc = -ETIME;
  1209. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  1210. qeth_clear_cmd_buffers(channel);
  1211. } else
  1212. rc = 0;
  1213. return rc;
  1214. }
  1215. static int
  1216. qeth_idx_activate_channel(struct qeth_channel *channel,
  1217. void (*idx_reply_cb)(struct qeth_channel *,
  1218. struct qeth_cmd_buffer *))
  1219. {
  1220. struct qeth_card *card;
  1221. struct qeth_cmd_buffer *iob;
  1222. unsigned long flags;
  1223. __u16 temp;
  1224. int rc;
  1225. card = CARD_FROM_CDEV(channel->ccwdev);
  1226. QETH_DBF_TEXT(setup, 2, "idxactch");
  1227. iob = qeth_get_buffer(channel);
  1228. iob->callback = idx_reply_cb;
  1229. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1230. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1231. channel->ccw.cda = (__u32) __pa(iob->data);
  1232. if (channel == &card->write) {
  1233. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1234. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1235. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1236. card->seqno.trans_hdr++;
  1237. } else {
  1238. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1239. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1240. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1241. }
  1242. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1243. &card->token.issuer_rm_w,QETH_MPC_TOKEN_LENGTH);
  1244. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1245. &card->info.func_level,sizeof(__u16));
  1246. temp = raw_devno_from_bus_id(CARD_DDEV_ID(card));
  1247. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp, 2);
  1248. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1249. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1250. wait_event(card->wait_q,
  1251. atomic_compare_and_swap(0,1,&channel->irq_pending) == 0);
  1252. QETH_DBF_TEXT(setup, 6, "noirqpnd");
  1253. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1254. rc = ccw_device_start(channel->ccwdev,
  1255. &channel->ccw,(addr_t) iob, 0, 0);
  1256. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1257. if (rc) {
  1258. PRINT_ERR("qeth: Error1 in activating channel. rc=%d\n",rc);
  1259. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  1260. atomic_set(&channel->irq_pending, 0);
  1261. wake_up(&card->wait_q);
  1262. return rc;
  1263. }
  1264. rc = wait_event_interruptible_timeout(card->wait_q,
  1265. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1266. if (rc == -ERESTARTSYS)
  1267. return rc;
  1268. if (channel->state != CH_STATE_ACTIVATING) {
  1269. PRINT_WARN("qeth: IDX activate timed out!\n");
  1270. QETH_DBF_TEXT_(setup, 2, "2err%d", -ETIME);
  1271. qeth_clear_cmd_buffers(channel);
  1272. return -ETIME;
  1273. }
  1274. return qeth_idx_activate_get_answer(channel,idx_reply_cb);
  1275. }
  1276. static int
  1277. qeth_peer_func_level(int level)
  1278. {
  1279. if ((level & 0xff) == 8)
  1280. return (level & 0xff) + 0x400;
  1281. if (((level >> 8) & 3) == 1)
  1282. return (level & 0xff) + 0x200;
  1283. return level;
  1284. }
  1285. static void
  1286. qeth_idx_write_cb(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1287. {
  1288. struct qeth_card *card;
  1289. __u16 temp;
  1290. QETH_DBF_TEXT(setup ,2, "idxwrcb");
  1291. if (channel->state == CH_STATE_DOWN) {
  1292. channel->state = CH_STATE_ACTIVATING;
  1293. goto out;
  1294. }
  1295. card = CARD_FROM_CDEV(channel->ccwdev);
  1296. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1297. PRINT_ERR("IDX_ACTIVATE on write channel device %s: negative "
  1298. "reply\n", CARD_WDEV_ID(card));
  1299. goto out;
  1300. }
  1301. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1302. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1303. PRINT_WARN("IDX_ACTIVATE on write channel device %s: "
  1304. "function level mismatch "
  1305. "(sent: 0x%x, received: 0x%x)\n",
  1306. CARD_WDEV_ID(card), card->info.func_level, temp);
  1307. goto out;
  1308. }
  1309. channel->state = CH_STATE_UP;
  1310. out:
  1311. qeth_release_buffer(channel, iob);
  1312. }
  1313. static int
  1314. qeth_check_idx_response(unsigned char *buffer)
  1315. {
  1316. if (!buffer)
  1317. return 0;
  1318. QETH_DBF_HEX(control, 2, buffer, QETH_DBF_CONTROL_LEN);
  1319. if ((buffer[2] & 0xc0) == 0xc0) {
  1320. PRINT_WARN("received an IDX TERMINATE "
  1321. "with cause code 0x%02x%s\n",
  1322. buffer[4],
  1323. ((buffer[4] == 0x22) ?
  1324. " -- try another portname" : ""));
  1325. QETH_DBF_TEXT(trace, 2, "ckidxres");
  1326. QETH_DBF_TEXT(trace, 2, " idxterm");
  1327. QETH_DBF_TEXT_(trace, 2, " rc%d", -EIO);
  1328. return -EIO;
  1329. }
  1330. return 0;
  1331. }
  1332. static void
  1333. qeth_idx_read_cb(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1334. {
  1335. struct qeth_card *card;
  1336. __u16 temp;
  1337. QETH_DBF_TEXT(setup , 2, "idxrdcb");
  1338. if (channel->state == CH_STATE_DOWN) {
  1339. channel->state = CH_STATE_ACTIVATING;
  1340. goto out;
  1341. }
  1342. card = CARD_FROM_CDEV(channel->ccwdev);
  1343. if (qeth_check_idx_response(iob->data)) {
  1344. goto out;
  1345. }
  1346. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1347. PRINT_ERR("IDX_ACTIVATE on read channel device %s: negative "
  1348. "reply\n", CARD_RDEV_ID(card));
  1349. goto out;
  1350. }
  1351. /**
  1352. * temporary fix for microcode bug
  1353. * to revert it,replace OR by AND
  1354. */
  1355. if ( (!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1356. (card->info.type == QETH_CARD_TYPE_OSAE) )
  1357. card->info.portname_required = 1;
  1358. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1359. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1360. PRINT_WARN("IDX_ACTIVATE on read channel device %s: function "
  1361. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1362. CARD_RDEV_ID(card), card->info.func_level, temp);
  1363. goto out;
  1364. }
  1365. memcpy(&card->token.issuer_rm_r,
  1366. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1367. QETH_MPC_TOKEN_LENGTH);
  1368. memcpy(&card->info.mcl_level[0],
  1369. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1370. channel->state = CH_STATE_UP;
  1371. out:
  1372. qeth_release_buffer(channel,iob);
  1373. }
  1374. static int
  1375. qeth_issue_next_read(struct qeth_card *card)
  1376. {
  1377. int rc;
  1378. struct qeth_cmd_buffer *iob;
  1379. QETH_DBF_TEXT(trace,5,"issnxrd");
  1380. if (card->read.state != CH_STATE_UP)
  1381. return -EIO;
  1382. iob = qeth_get_buffer(&card->read);
  1383. if (!iob) {
  1384. PRINT_WARN("issue_next_read failed: no iob available!\n");
  1385. return -ENOMEM;
  1386. }
  1387. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  1388. wait_event(card->wait_q,
  1389. atomic_compare_and_swap(0,1,&card->read.irq_pending) == 0);
  1390. QETH_DBF_TEXT(trace, 6, "noirqpnd");
  1391. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  1392. (addr_t) iob, 0, 0);
  1393. if (rc) {
  1394. PRINT_ERR("Error in starting next read ccw! rc=%i\n", rc);
  1395. atomic_set(&card->read.irq_pending, 0);
  1396. qeth_schedule_recovery(card);
  1397. wake_up(&card->wait_q);
  1398. }
  1399. return rc;
  1400. }
  1401. static struct qeth_reply *
  1402. qeth_alloc_reply(struct qeth_card *card)
  1403. {
  1404. struct qeth_reply *reply;
  1405. reply = kmalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  1406. if (reply){
  1407. memset(reply, 0, sizeof(struct qeth_reply));
  1408. atomic_set(&reply->refcnt, 1);
  1409. reply->card = card;
  1410. };
  1411. return reply;
  1412. }
  1413. static void
  1414. qeth_get_reply(struct qeth_reply *reply)
  1415. {
  1416. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  1417. atomic_inc(&reply->refcnt);
  1418. }
  1419. static void
  1420. qeth_put_reply(struct qeth_reply *reply)
  1421. {
  1422. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  1423. if (atomic_dec_and_test(&reply->refcnt))
  1424. kfree(reply);
  1425. }
  1426. static void
  1427. qeth_cmd_timeout(unsigned long data)
  1428. {
  1429. struct qeth_reply *reply, *list_reply, *r;
  1430. unsigned long flags;
  1431. reply = (struct qeth_reply *) data;
  1432. spin_lock_irqsave(&reply->card->lock, flags);
  1433. list_for_each_entry_safe(list_reply, r,
  1434. &reply->card->cmd_waiter_list, list) {
  1435. if (reply == list_reply){
  1436. qeth_get_reply(reply);
  1437. list_del_init(&reply->list);
  1438. spin_unlock_irqrestore(&reply->card->lock, flags);
  1439. reply->rc = -ETIME;
  1440. reply->received = 1;
  1441. wake_up(&reply->wait_q);
  1442. qeth_put_reply(reply);
  1443. return;
  1444. }
  1445. }
  1446. spin_unlock_irqrestore(&reply->card->lock, flags);
  1447. }
  1448. static void
  1449. qeth_reset_ip_addresses(struct qeth_card *card)
  1450. {
  1451. QETH_DBF_TEXT(trace, 2, "rstipadd");
  1452. qeth_clear_ip_list(card, 0, 1);
  1453. /* this function will also schedule the SET_IP_THREAD */
  1454. qeth_set_multicast_list(card->dev);
  1455. }
  1456. static struct qeth_ipa_cmd *
  1457. qeth_check_ipa_data(struct qeth_card *card, struct qeth_cmd_buffer *iob)
  1458. {
  1459. struct qeth_ipa_cmd *cmd = NULL;
  1460. QETH_DBF_TEXT(trace,5,"chkipad");
  1461. if (IS_IPA(iob->data)){
  1462. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  1463. if (IS_IPA_REPLY(cmd))
  1464. return cmd;
  1465. else {
  1466. switch (cmd->hdr.command) {
  1467. case IPA_CMD_STOPLAN:
  1468. PRINT_WARN("Link failure on %s (CHPID 0x%X) - "
  1469. "there is a network problem or "
  1470. "someone pulled the cable or "
  1471. "disabled the port.\n",
  1472. QETH_CARD_IFNAME(card),
  1473. card->info.chpid);
  1474. card->lan_online = 0;
  1475. netif_carrier_off(card->dev);
  1476. return NULL;
  1477. case IPA_CMD_STARTLAN:
  1478. PRINT_INFO("Link reestablished on %s "
  1479. "(CHPID 0x%X). Scheduling "
  1480. "IP address reset.\n",
  1481. QETH_CARD_IFNAME(card),
  1482. card->info.chpid);
  1483. card->lan_online = 1;
  1484. netif_carrier_on(card->dev);
  1485. qeth_reset_ip_addresses(card);
  1486. return NULL;
  1487. case IPA_CMD_REGISTER_LOCAL_ADDR:
  1488. QETH_DBF_TEXT(trace,3, "irla");
  1489. break;
  1490. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  1491. QETH_DBF_TEXT(trace,3, "urla");
  1492. break;
  1493. default:
  1494. PRINT_WARN("Received data is IPA "
  1495. "but not a reply!\n");
  1496. break;
  1497. }
  1498. }
  1499. }
  1500. return cmd;
  1501. }
  1502. /**
  1503. * wake all waiting ipa commands
  1504. */
  1505. static void
  1506. qeth_clear_ipacmd_list(struct qeth_card *card)
  1507. {
  1508. struct qeth_reply *reply, *r;
  1509. unsigned long flags;
  1510. QETH_DBF_TEXT(trace, 4, "clipalst");
  1511. spin_lock_irqsave(&card->lock, flags);
  1512. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  1513. qeth_get_reply(reply);
  1514. reply->rc = -EIO;
  1515. reply->received = 1;
  1516. list_del_init(&reply->list);
  1517. wake_up(&reply->wait_q);
  1518. qeth_put_reply(reply);
  1519. }
  1520. spin_unlock_irqrestore(&card->lock, flags);
  1521. }
  1522. static void
  1523. qeth_send_control_data_cb(struct qeth_channel *channel,
  1524. struct qeth_cmd_buffer *iob)
  1525. {
  1526. struct qeth_card *card;
  1527. struct qeth_reply *reply, *r;
  1528. struct qeth_ipa_cmd *cmd;
  1529. unsigned long flags;
  1530. int keep_reply;
  1531. QETH_DBF_TEXT(trace,4,"sndctlcb");
  1532. card = CARD_FROM_CDEV(channel->ccwdev);
  1533. if (qeth_check_idx_response(iob->data)) {
  1534. qeth_clear_ipacmd_list(card);
  1535. qeth_schedule_recovery(card);
  1536. goto out;
  1537. }
  1538. cmd = qeth_check_ipa_data(card, iob);
  1539. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  1540. goto out;
  1541. spin_lock_irqsave(&card->lock, flags);
  1542. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  1543. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  1544. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  1545. qeth_get_reply(reply);
  1546. list_del_init(&reply->list);
  1547. spin_unlock_irqrestore(&card->lock, flags);
  1548. keep_reply = 0;
  1549. if (reply->callback != NULL) {
  1550. if (cmd) {
  1551. reply->offset = (__u16)((char*)cmd -
  1552. (char *)iob->data);
  1553. keep_reply = reply->callback(card,
  1554. reply,
  1555. (unsigned long)cmd);
  1556. }
  1557. else
  1558. keep_reply = reply->callback(card,
  1559. reply,
  1560. (unsigned long)iob);
  1561. }
  1562. if (cmd)
  1563. reply->rc = (u16) cmd->hdr.return_code;
  1564. else if (iob->rc)
  1565. reply->rc = iob->rc;
  1566. if (keep_reply) {
  1567. spin_lock_irqsave(&card->lock, flags);
  1568. list_add_tail(&reply->list,
  1569. &card->cmd_waiter_list);
  1570. spin_unlock_irqrestore(&card->lock, flags);
  1571. } else {
  1572. reply->received = 1;
  1573. wake_up(&reply->wait_q);
  1574. }
  1575. qeth_put_reply(reply);
  1576. goto out;
  1577. }
  1578. }
  1579. spin_unlock_irqrestore(&card->lock, flags);
  1580. out:
  1581. memcpy(&card->seqno.pdu_hdr_ack,
  1582. QETH_PDU_HEADER_SEQ_NO(iob->data),
  1583. QETH_SEQ_NO_LENGTH);
  1584. qeth_release_buffer(channel,iob);
  1585. }
  1586. static int
  1587. qeth_send_control_data(struct qeth_card *card, int len,
  1588. struct qeth_cmd_buffer *iob,
  1589. int (*reply_cb)
  1590. (struct qeth_card *, struct qeth_reply*, unsigned long),
  1591. void *reply_param)
  1592. {
  1593. int rc;
  1594. unsigned long flags;
  1595. struct qeth_reply *reply;
  1596. struct timer_list timer;
  1597. QETH_DBF_TEXT(trace, 2, "sendctl");
  1598. qeth_setup_ccw(&card->write,iob->data,len);
  1599. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1600. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1601. card->seqno.trans_hdr++;
  1602. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1603. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1604. card->seqno.pdu_hdr++;
  1605. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1606. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1607. iob->callback = qeth_release_buffer;
  1608. reply = qeth_alloc_reply(card);
  1609. if (!reply) {
  1610. PRINT_WARN("Could no alloc qeth_reply!\n");
  1611. return -ENOMEM;
  1612. }
  1613. reply->callback = reply_cb;
  1614. reply->param = reply_param;
  1615. if (card->state == CARD_STATE_DOWN)
  1616. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1617. else
  1618. reply->seqno = card->seqno.ipa++;
  1619. init_timer(&timer);
  1620. timer.function = qeth_cmd_timeout;
  1621. timer.data = (unsigned long) reply;
  1622. if (IS_IPA(iob->data))
  1623. timer.expires = jiffies + QETH_IPA_TIMEOUT;
  1624. else
  1625. timer.expires = jiffies + QETH_TIMEOUT;
  1626. init_waitqueue_head(&reply->wait_q);
  1627. spin_lock_irqsave(&card->lock, flags);
  1628. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1629. spin_unlock_irqrestore(&card->lock, flags);
  1630. QETH_DBF_HEX(control, 2, iob->data, QETH_DBF_CONTROL_LEN);
  1631. wait_event(card->wait_q,
  1632. atomic_compare_and_swap(0,1,&card->write.irq_pending) == 0);
  1633. QETH_DBF_TEXT(trace, 6, "noirqpnd");
  1634. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1635. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1636. (addr_t) iob, 0, 0);
  1637. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1638. if (rc){
  1639. PRINT_WARN("qeth_send_control_data: "
  1640. "ccw_device_start rc = %i\n", rc);
  1641. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  1642. spin_lock_irqsave(&card->lock, flags);
  1643. list_del_init(&reply->list);
  1644. qeth_put_reply(reply);
  1645. spin_unlock_irqrestore(&card->lock, flags);
  1646. qeth_release_buffer(iob->channel, iob);
  1647. atomic_set(&card->write.irq_pending, 0);
  1648. wake_up(&card->wait_q);
  1649. return rc;
  1650. }
  1651. add_timer(&timer);
  1652. wait_event(reply->wait_q, reply->received);
  1653. del_timer_sync(&timer);
  1654. rc = reply->rc;
  1655. qeth_put_reply(reply);
  1656. return rc;
  1657. }
  1658. static int
  1659. qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1660. int (*reply_cb)
  1661. (struct qeth_card *,struct qeth_reply*, unsigned long),
  1662. void *reply_param)
  1663. {
  1664. int rc;
  1665. char prot_type;
  1666. QETH_DBF_TEXT(trace,4,"sendipa");
  1667. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  1668. if (card->options.layer2)
  1669. prot_type = QETH_PROT_LAYER2;
  1670. else
  1671. prot_type = QETH_PROT_TCPIP;
  1672. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data),&prot_type,1);
  1673. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  1674. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  1675. rc = qeth_send_control_data(card, IPA_CMD_LENGTH, iob,
  1676. reply_cb, reply_param);
  1677. return rc;
  1678. }
  1679. static int
  1680. qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1681. unsigned long data)
  1682. {
  1683. struct qeth_cmd_buffer *iob;
  1684. QETH_DBF_TEXT(setup, 2, "cmenblcb");
  1685. iob = (struct qeth_cmd_buffer *) data;
  1686. memcpy(&card->token.cm_filter_r,
  1687. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1688. QETH_MPC_TOKEN_LENGTH);
  1689. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1690. return 0;
  1691. }
  1692. static int
  1693. qeth_cm_enable(struct qeth_card *card)
  1694. {
  1695. int rc;
  1696. struct qeth_cmd_buffer *iob;
  1697. QETH_DBF_TEXT(setup,2,"cmenable");
  1698. iob = qeth_wait_for_buffer(&card->write);
  1699. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1700. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1701. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1702. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1703. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1704. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1705. qeth_cm_enable_cb, NULL);
  1706. return rc;
  1707. }
  1708. static int
  1709. qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1710. unsigned long data)
  1711. {
  1712. struct qeth_cmd_buffer *iob;
  1713. QETH_DBF_TEXT(setup, 2, "cmsetpcb");
  1714. iob = (struct qeth_cmd_buffer *) data;
  1715. memcpy(&card->token.cm_connection_r,
  1716. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1717. QETH_MPC_TOKEN_LENGTH);
  1718. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1719. return 0;
  1720. }
  1721. static int
  1722. qeth_cm_setup(struct qeth_card *card)
  1723. {
  1724. int rc;
  1725. struct qeth_cmd_buffer *iob;
  1726. QETH_DBF_TEXT(setup,2,"cmsetup");
  1727. iob = qeth_wait_for_buffer(&card->write);
  1728. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1729. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1730. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1731. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1732. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1733. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1734. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1735. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1736. qeth_cm_setup_cb, NULL);
  1737. return rc;
  1738. }
  1739. static int
  1740. qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1741. unsigned long data)
  1742. {
  1743. __u16 mtu, framesize;
  1744. __u16 len;
  1745. __u8 link_type;
  1746. struct qeth_cmd_buffer *iob;
  1747. QETH_DBF_TEXT(setup, 2, "ulpenacb");
  1748. iob = (struct qeth_cmd_buffer *) data;
  1749. memcpy(&card->token.ulp_filter_r,
  1750. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1751. QETH_MPC_TOKEN_LENGTH);
  1752. if (qeth_get_mtu_out_of_mpc(card->info.type)) {
  1753. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1754. mtu = qeth_get_mtu_outof_framesize(framesize);
  1755. if (!mtu) {
  1756. iob->rc = -EINVAL;
  1757. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1758. return 0;
  1759. }
  1760. card->info.max_mtu = mtu;
  1761. card->info.initial_mtu = mtu;
  1762. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1763. } else {
  1764. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1765. card->info.max_mtu = qeth_get_max_mtu_for_card(card->info.type);
  1766. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1767. }
  1768. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  1769. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  1770. memcpy(&link_type,
  1771. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  1772. card->info.link_type = link_type;
  1773. } else
  1774. card->info.link_type = 0;
  1775. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1776. return 0;
  1777. }
  1778. static int
  1779. qeth_ulp_enable(struct qeth_card *card)
  1780. {
  1781. int rc;
  1782. char prot_type;
  1783. struct qeth_cmd_buffer *iob;
  1784. /*FIXME: trace view callbacks*/
  1785. QETH_DBF_TEXT(setup,2,"ulpenabl");
  1786. iob = qeth_wait_for_buffer(&card->write);
  1787. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  1788. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  1789. (__u8) card->info.portno;
  1790. if (card->options.layer2)
  1791. prot_type = QETH_PROT_LAYER2;
  1792. else
  1793. prot_type = QETH_PROT_TCPIP;
  1794. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data),&prot_type,1);
  1795. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  1796. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1797. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  1798. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  1799. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  1800. card->info.portname, 9);
  1801. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  1802. qeth_ulp_enable_cb, NULL);
  1803. return rc;
  1804. }
  1805. static inline __u16
  1806. __raw_devno_from_bus_id(char *id)
  1807. {
  1808. id += (strlen(id) - 4);
  1809. return (__u16) simple_strtoul(id, &id, 16);
  1810. }
  1811. static int
  1812. qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1813. unsigned long data)
  1814. {
  1815. struct qeth_cmd_buffer *iob;
  1816. QETH_DBF_TEXT(setup, 2, "ulpstpcb");
  1817. iob = (struct qeth_cmd_buffer *) data;
  1818. memcpy(&card->token.ulp_connection_r,
  1819. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  1820. QETH_MPC_TOKEN_LENGTH);
  1821. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1822. return 0;
  1823. }
  1824. static int
  1825. qeth_ulp_setup(struct qeth_card *card)
  1826. {
  1827. int rc;
  1828. __u16 temp;
  1829. struct qeth_cmd_buffer *iob;
  1830. QETH_DBF_TEXT(setup,2,"ulpsetup");
  1831. iob = qeth_wait_for_buffer(&card->write);
  1832. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  1833. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  1834. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1835. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  1836. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  1837. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  1838. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  1839. temp = __raw_devno_from_bus_id(CARD_DDEV_ID(card));
  1840. memcpy(QETH_ULP_SETUP_CUA(iob->data), &temp, 2);
  1841. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1842. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  1843. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  1844. qeth_ulp_setup_cb, NULL);
  1845. return rc;
  1846. }
  1847. static inline int
  1848. qeth_check_for_inbound_error(struct qeth_qdio_buffer *buf,
  1849. unsigned int qdio_error,
  1850. unsigned int siga_error)
  1851. {
  1852. int rc = 0;
  1853. if (qdio_error || siga_error) {
  1854. QETH_DBF_TEXT(trace, 2, "qdinerr");
  1855. QETH_DBF_TEXT(qerr, 2, "qdinerr");
  1856. QETH_DBF_TEXT_(qerr, 2, " F15=%02X",
  1857. buf->buffer->element[15].flags & 0xff);
  1858. QETH_DBF_TEXT_(qerr, 2, " F14=%02X",
  1859. buf->buffer->element[14].flags & 0xff);
  1860. QETH_DBF_TEXT_(qerr, 2, " qerr=%X", qdio_error);
  1861. QETH_DBF_TEXT_(qerr, 2, " serr=%X", siga_error);
  1862. rc = 1;
  1863. }
  1864. return rc;
  1865. }
  1866. static inline struct sk_buff *
  1867. qeth_get_skb(unsigned int length)
  1868. {
  1869. struct sk_buff* skb;
  1870. #ifdef CONFIG_QETH_VLAN
  1871. if ((skb = dev_alloc_skb(length + VLAN_HLEN)))
  1872. skb_reserve(skb, VLAN_HLEN);
  1873. #else
  1874. skb = dev_alloc_skb(length);
  1875. #endif
  1876. return skb;
  1877. }
  1878. static inline struct sk_buff *
  1879. qeth_get_next_skb(struct qeth_card *card, struct qdio_buffer *buffer,
  1880. struct qdio_buffer_element **__element, int *__offset,
  1881. struct qeth_hdr **hdr)
  1882. {
  1883. struct qdio_buffer_element *element = *__element;
  1884. int offset = *__offset;
  1885. struct sk_buff *skb = NULL;
  1886. int skb_len;
  1887. void *data_ptr;
  1888. int data_len;
  1889. QETH_DBF_TEXT(trace,6,"nextskb");
  1890. /* qeth_hdr must not cross element boundaries */
  1891. if (element->length < offset + sizeof(struct qeth_hdr)){
  1892. if (qeth_is_last_sbale(element))
  1893. return NULL;
  1894. element++;
  1895. offset = 0;
  1896. if (element->length < sizeof(struct qeth_hdr))
  1897. return NULL;
  1898. }
  1899. *hdr = element->addr + offset;
  1900. offset += sizeof(struct qeth_hdr);
  1901. if (card->options.layer2)
  1902. skb_len = (*hdr)->hdr.l2.pkt_length;
  1903. else
  1904. skb_len = (*hdr)->hdr.l3.length;
  1905. if (!skb_len)
  1906. return NULL;
  1907. if (card->options.fake_ll){
  1908. if(card->dev->type == ARPHRD_IEEE802_TR){
  1909. if (!(skb = qeth_get_skb(skb_len+QETH_FAKE_LL_LEN_TR)))
  1910. goto no_mem;
  1911. skb_reserve(skb,QETH_FAKE_LL_LEN_TR);
  1912. } else {
  1913. if (!(skb = qeth_get_skb(skb_len+QETH_FAKE_LL_LEN_ETH)))
  1914. goto no_mem;
  1915. skb_reserve(skb,QETH_FAKE_LL_LEN_ETH);
  1916. }
  1917. } else if (!(skb = qeth_get_skb(skb_len)))
  1918. goto no_mem;
  1919. data_ptr = element->addr + offset;
  1920. while (skb_len) {
  1921. data_len = min(skb_len, (int)(element->length - offset));
  1922. if (data_len)
  1923. memcpy(skb_put(skb, data_len), data_ptr, data_len);
  1924. skb_len -= data_len;
  1925. if (skb_len){
  1926. if (qeth_is_last_sbale(element)){
  1927. QETH_DBF_TEXT(trace,4,"unexeob");
  1928. QETH_DBF_TEXT_(trace,4,"%s",CARD_BUS_ID(card));
  1929. QETH_DBF_TEXT(qerr,2,"unexeob");
  1930. QETH_DBF_TEXT_(qerr,2,"%s",CARD_BUS_ID(card));
  1931. QETH_DBF_HEX(misc,4,buffer,sizeof(*buffer));
  1932. dev_kfree_skb_any(skb);
  1933. card->stats.rx_errors++;
  1934. return NULL;
  1935. }
  1936. element++;
  1937. offset = 0;
  1938. data_ptr = element->addr;
  1939. } else {
  1940. offset += data_len;
  1941. }
  1942. }
  1943. *__element = element;
  1944. *__offset = offset;
  1945. return skb;
  1946. no_mem:
  1947. if (net_ratelimit()){
  1948. PRINT_WARN("No memory for packet received on %s.\n",
  1949. QETH_CARD_IFNAME(card));
  1950. QETH_DBF_TEXT(trace,2,"noskbmem");
  1951. QETH_DBF_TEXT_(trace,2,"%s",CARD_BUS_ID(card));
  1952. }
  1953. card->stats.rx_dropped++;
  1954. return NULL;
  1955. }
  1956. static inline __be16
  1957. qeth_type_trans(struct sk_buff *skb, struct net_device *dev)
  1958. {
  1959. struct qeth_card *card;
  1960. struct ethhdr *eth;
  1961. QETH_DBF_TEXT(trace,6,"typtrans");
  1962. card = (struct qeth_card *)dev->priv;
  1963. #ifdef CONFIG_TR
  1964. if ((card->info.link_type == QETH_LINK_TYPE_HSTR) ||
  1965. (card->info.link_type == QETH_LINK_TYPE_LANE_TR))
  1966. return tr_type_trans(skb,dev);
  1967. #endif /* CONFIG_TR */
  1968. skb->mac.raw = skb->data;
  1969. skb_pull(skb, ETH_HLEN );
  1970. eth = eth_hdr(skb);
  1971. if (*eth->h_dest & 1) {
  1972. if (memcmp(eth->h_dest, dev->broadcast, ETH_ALEN) == 0)
  1973. skb->pkt_type = PACKET_BROADCAST;
  1974. else
  1975. skb->pkt_type = PACKET_MULTICAST;
  1976. } else if (memcmp(eth->h_dest, dev->dev_addr, ETH_ALEN))
  1977. skb->pkt_type = PACKET_OTHERHOST;
  1978. if (ntohs(eth->h_proto) >= 1536)
  1979. return eth->h_proto;
  1980. if (*(unsigned short *) (skb->data) == 0xFFFF)
  1981. return htons(ETH_P_802_3);
  1982. return htons(ETH_P_802_2);
  1983. }
  1984. static inline void
  1985. qeth_rebuild_skb_fake_ll_tr(struct qeth_card *card, struct sk_buff *skb,
  1986. struct qeth_hdr *hdr)
  1987. {
  1988. struct trh_hdr *fake_hdr;
  1989. struct trllc *fake_llc;
  1990. struct iphdr *ip_hdr;
  1991. QETH_DBF_TEXT(trace,5,"skbfktr");
  1992. skb->mac.raw = skb->data - QETH_FAKE_LL_LEN_TR;
  1993. /* this is a fake ethernet header */
  1994. fake_hdr = (struct trh_hdr *) skb->mac.raw;
  1995. /* the destination MAC address */
  1996. switch (skb->pkt_type){
  1997. case PACKET_MULTICAST:
  1998. switch (skb->protocol){
  1999. #ifdef CONFIG_QETH_IPV6
  2000. case __constant_htons(ETH_P_IPV6):
  2001. ndisc_mc_map((struct in6_addr *)
  2002. skb->data + QETH_FAKE_LL_V6_ADDR_POS,
  2003. fake_hdr->daddr, card->dev, 0);
  2004. break;
  2005. #endif /* CONFIG_QETH_IPV6 */
  2006. case __constant_htons(ETH_P_IP):
  2007. ip_hdr = (struct iphdr *)skb->data;
  2008. ip_tr_mc_map(ip_hdr->daddr, fake_hdr->daddr);
  2009. break;
  2010. default:
  2011. memcpy(fake_hdr->daddr, card->dev->dev_addr, TR_ALEN);
  2012. }
  2013. break;
  2014. case PACKET_BROADCAST:
  2015. memset(fake_hdr->daddr, 0xff, TR_ALEN);
  2016. break;
  2017. default:
  2018. memcpy(fake_hdr->daddr, card->dev->dev_addr, TR_ALEN);
  2019. }
  2020. /* the source MAC address */
  2021. if (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_SRC_MAC_ADDR)
  2022. memcpy(fake_hdr->saddr, &hdr->hdr.l3.dest_addr[2], TR_ALEN);
  2023. else
  2024. memset(fake_hdr->saddr, 0, TR_ALEN);
  2025. fake_hdr->rcf=0;
  2026. fake_llc = (struct trllc*)&(fake_hdr->rcf);
  2027. fake_llc->dsap = EXTENDED_SAP;
  2028. fake_llc->ssap = EXTENDED_SAP;
  2029. fake_llc->llc = UI_CMD;
  2030. fake_llc->protid[0] = 0;
  2031. fake_llc->protid[1] = 0;
  2032. fake_llc->protid[2] = 0;
  2033. fake_llc->ethertype = ETH_P_IP;
  2034. }
  2035. static inline void
  2036. qeth_rebuild_skb_fake_ll_eth(struct qeth_card *card, struct sk_buff *skb,
  2037. struct qeth_hdr *hdr)
  2038. {
  2039. struct ethhdr *fake_hdr;
  2040. struct iphdr *ip_hdr;
  2041. QETH_DBF_TEXT(trace,5,"skbfketh");
  2042. skb->mac.raw = skb->data - QETH_FAKE_LL_LEN_ETH;
  2043. /* this is a fake ethernet header */
  2044. fake_hdr = (struct ethhdr *) skb->mac.raw;
  2045. /* the destination MAC address */
  2046. switch (skb->pkt_type){
  2047. case PACKET_MULTICAST:
  2048. switch (skb->protocol){
  2049. #ifdef CONFIG_QETH_IPV6
  2050. case __constant_htons(ETH_P_IPV6):
  2051. ndisc_mc_map((struct in6_addr *)
  2052. skb->data + QETH_FAKE_LL_V6_ADDR_POS,
  2053. fake_hdr->h_dest, card->dev, 0);
  2054. break;
  2055. #endif /* CONFIG_QETH_IPV6 */
  2056. case __constant_htons(ETH_P_IP):
  2057. ip_hdr = (struct iphdr *)skb->data;
  2058. ip_eth_mc_map(ip_hdr->daddr, fake_hdr->h_dest);
  2059. break;
  2060. default:
  2061. memcpy(fake_hdr->h_dest, card->dev->dev_addr, ETH_ALEN);
  2062. }
  2063. break;
  2064. case PACKET_BROADCAST:
  2065. memset(fake_hdr->h_dest, 0xff, ETH_ALEN);
  2066. break;
  2067. default:
  2068. memcpy(fake_hdr->h_dest, card->dev->dev_addr, ETH_ALEN);
  2069. }
  2070. /* the source MAC address */
  2071. if (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_SRC_MAC_ADDR)
  2072. memcpy(fake_hdr->h_source, &hdr->hdr.l3.dest_addr[2], ETH_ALEN);
  2073. else
  2074. memset(fake_hdr->h_source, 0, ETH_ALEN);
  2075. /* the protocol */
  2076. fake_hdr->h_proto = skb->protocol;
  2077. }
  2078. static inline void
  2079. qeth_rebuild_skb_fake_ll(struct qeth_card *card, struct sk_buff *skb,
  2080. struct qeth_hdr *hdr)
  2081. {
  2082. if (card->dev->type == ARPHRD_IEEE802_TR)
  2083. qeth_rebuild_skb_fake_ll_tr(card, skb, hdr);
  2084. else
  2085. qeth_rebuild_skb_fake_ll_eth(card, skb, hdr);
  2086. }
  2087. static inline void
  2088. qeth_rebuild_skb_vlan(struct qeth_card *card, struct sk_buff *skb,
  2089. struct qeth_hdr *hdr)
  2090. {
  2091. #ifdef CONFIG_QETH_VLAN
  2092. u16 *vlan_tag;
  2093. if (hdr->hdr.l3.ext_flags &
  2094. (QETH_HDR_EXT_VLAN_FRAME | QETH_HDR_EXT_INCLUDE_VLAN_TAG)) {
  2095. vlan_tag = (u16 *) skb_push(skb, VLAN_HLEN);
  2096. *vlan_tag = (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_VLAN_FRAME)?
  2097. hdr->hdr.l3.vlan_id : *((u16 *)&hdr->hdr.l3.dest_addr[12]);
  2098. *(vlan_tag + 1) = skb->protocol;
  2099. skb->protocol = __constant_htons(ETH_P_8021Q);
  2100. }
  2101. #endif /* CONFIG_QETH_VLAN */
  2102. }
  2103. static inline __u16
  2104. qeth_layer2_rebuild_skb(struct qeth_card *card, struct sk_buff *skb,
  2105. struct qeth_hdr *hdr)
  2106. {
  2107. unsigned short vlan_id = 0;
  2108. #ifdef CONFIG_QETH_VLAN
  2109. struct vlan_hdr *vhdr;
  2110. #endif
  2111. skb->pkt_type = PACKET_HOST;
  2112. skb->protocol = qeth_type_trans(skb, skb->dev);
  2113. if (card->options.checksum_type == NO_CHECKSUMMING)
  2114. skb->ip_summed = CHECKSUM_UNNECESSARY;
  2115. else
  2116. skb->ip_summed = CHECKSUM_NONE;
  2117. #ifdef CONFIG_QETH_VLAN
  2118. if (hdr->hdr.l2.flags[2] & (QETH_LAYER2_FLAG_VLAN)) {
  2119. vhdr = (struct vlan_hdr *) skb->data;
  2120. skb->protocol =
  2121. __constant_htons(vhdr->h_vlan_encapsulated_proto);
  2122. vlan_id = hdr->hdr.l2.vlan_id;
  2123. skb_pull(skb, VLAN_HLEN);
  2124. }
  2125. #endif
  2126. return vlan_id;
  2127. }
  2128. static inline void
  2129. qeth_rebuild_skb(struct qeth_card *card, struct sk_buff *skb,
  2130. struct qeth_hdr *hdr)
  2131. {
  2132. #ifdef CONFIG_QETH_IPV6
  2133. if (hdr->hdr.l3.flags & QETH_HDR_PASSTHRU) {
  2134. skb->pkt_type = PACKET_HOST;
  2135. skb->protocol = qeth_type_trans(skb, card->dev);
  2136. return;
  2137. }
  2138. #endif /* CONFIG_QETH_IPV6 */
  2139. skb->protocol = htons((hdr->hdr.l3.flags & QETH_HDR_IPV6)? ETH_P_IPV6 :
  2140. ETH_P_IP);
  2141. switch (hdr->hdr.l3.flags & QETH_HDR_CAST_MASK){
  2142. case QETH_CAST_UNICAST:
  2143. skb->pkt_type = PACKET_HOST;
  2144. break;
  2145. case QETH_CAST_MULTICAST:
  2146. skb->pkt_type = PACKET_MULTICAST;
  2147. card->stats.multicast++;
  2148. break;
  2149. case QETH_CAST_BROADCAST:
  2150. skb->pkt_type = PACKET_BROADCAST;
  2151. card->stats.multicast++;
  2152. break;
  2153. case QETH_CAST_ANYCAST:
  2154. case QETH_CAST_NOCAST:
  2155. default:
  2156. skb->pkt_type = PACKET_HOST;
  2157. }
  2158. qeth_rebuild_skb_vlan(card, skb, hdr);
  2159. if (card->options.fake_ll)
  2160. qeth_rebuild_skb_fake_ll(card, skb, hdr);
  2161. else
  2162. skb->mac.raw = skb->data;
  2163. skb->ip_summed = card->options.checksum_type;
  2164. if (card->options.checksum_type == HW_CHECKSUMMING){
  2165. if ( (hdr->hdr.l3.ext_flags &
  2166. (QETH_HDR_EXT_CSUM_HDR_REQ |
  2167. QETH_HDR_EXT_CSUM_TRANSP_REQ)) ==
  2168. (QETH_HDR_EXT_CSUM_HDR_REQ |
  2169. QETH_HDR_EXT_CSUM_TRANSP_REQ) )
  2170. skb->ip_summed = CHECKSUM_UNNECESSARY;
  2171. else
  2172. skb->ip_summed = SW_CHECKSUMMING;
  2173. }
  2174. }
  2175. static inline void
  2176. qeth_process_inbound_buffer(struct qeth_card *card,
  2177. struct qeth_qdio_buffer *buf, int index)
  2178. {
  2179. struct qdio_buffer_element *element;
  2180. struct sk_buff *skb;
  2181. struct qeth_hdr *hdr;
  2182. int offset;
  2183. int rxrc;
  2184. __u16 vlan_tag = 0;
  2185. /* get first element of current buffer */
  2186. element = (struct qdio_buffer_element *)&buf->buffer->element[0];
  2187. offset = 0;
  2188. #ifdef CONFIG_QETH_PERF_STATS
  2189. card->perf_stats.bufs_rec++;
  2190. #endif
  2191. while((skb = qeth_get_next_skb(card, buf->buffer, &element,
  2192. &offset, &hdr))) {
  2193. skb->dev = card->dev;
  2194. if (hdr->hdr.l2.id == QETH_HEADER_TYPE_LAYER2)
  2195. vlan_tag = qeth_layer2_rebuild_skb(card, skb, hdr);
  2196. else
  2197. qeth_rebuild_skb(card, skb, hdr);
  2198. /* is device UP ? */
  2199. if (!(card->dev->flags & IFF_UP)){
  2200. dev_kfree_skb_any(skb);
  2201. continue;
  2202. }
  2203. #ifdef CONFIG_QETH_VLAN
  2204. if (vlan_tag)
  2205. vlan_hwaccel_rx(skb, card->vlangrp, vlan_tag);
  2206. else
  2207. #endif
  2208. rxrc = netif_rx(skb);
  2209. card->dev->last_rx = jiffies;
  2210. card->stats.rx_packets++;
  2211. card->stats.rx_bytes += skb->len;
  2212. }
  2213. }
  2214. static inline struct qeth_buffer_pool_entry *
  2215. qeth_get_buffer_pool_entry(struct qeth_card *card)
  2216. {
  2217. struct qeth_buffer_pool_entry *entry;
  2218. QETH_DBF_TEXT(trace, 6, "gtbfplen");
  2219. if (!list_empty(&card->qdio.in_buf_pool.entry_list)) {
  2220. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2221. struct qeth_buffer_pool_entry, list);
  2222. list_del_init(&entry->list);
  2223. return entry;
  2224. }
  2225. return NULL;
  2226. }
  2227. static inline void
  2228. qeth_init_input_buffer(struct qeth_card *card, struct qeth_qdio_buffer *buf)
  2229. {
  2230. struct qeth_buffer_pool_entry *pool_entry;
  2231. int i;
  2232. pool_entry = qeth_get_buffer_pool_entry(card);
  2233. /*
  2234. * since the buffer is accessed only from the input_tasklet
  2235. * there shouldn't be a need to synchronize; also, since we use
  2236. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2237. * buffers
  2238. */
  2239. BUG_ON(!pool_entry);
  2240. buf->pool_entry = pool_entry;
  2241. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i){
  2242. buf->buffer->element[i].length = PAGE_SIZE;
  2243. buf->buffer->element[i].addr = pool_entry->elements[i];
  2244. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2245. buf->buffer->element[i].flags = SBAL_FLAGS_LAST_ENTRY;
  2246. else
  2247. buf->buffer->element[i].flags = 0;
  2248. }
  2249. buf->state = QETH_QDIO_BUF_EMPTY;
  2250. }
  2251. static inline void
  2252. qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  2253. struct qeth_qdio_out_buffer *buf)
  2254. {
  2255. int i;
  2256. struct sk_buff *skb;
  2257. /* is PCI flag set on buffer? */
  2258. if (buf->buffer->element[0].flags & 0x40)
  2259. atomic_dec(&queue->set_pci_flags_count);
  2260. while ((skb = skb_dequeue(&buf->skb_list))){
  2261. atomic_dec(&skb->users);
  2262. dev_kfree_skb_any(skb);
  2263. }
  2264. qeth_eddp_buf_release_contexts(buf);
  2265. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i){
  2266. buf->buffer->element[i].length = 0;
  2267. buf->buffer->element[i].addr = NULL;
  2268. buf->buffer->element[i].flags = 0;
  2269. }
  2270. buf->next_element_to_fill = 0;
  2271. atomic_set(&buf->state, QETH_QDIO_BUF_EMPTY);
  2272. }
  2273. static inline void
  2274. qeth_queue_input_buffer(struct qeth_card *card, int index)
  2275. {
  2276. struct qeth_qdio_q *queue = card->qdio.in_q;
  2277. int count;
  2278. int i;
  2279. int rc;
  2280. QETH_DBF_TEXT(trace,6,"queinbuf");
  2281. count = (index < queue->next_buf_to_init)?
  2282. card->qdio.in_buf_pool.buf_count -
  2283. (queue->next_buf_to_init - index) :
  2284. card->qdio.in_buf_pool.buf_count -
  2285. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2286. /* only requeue at a certain threshold to avoid SIGAs */
  2287. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)){
  2288. for (i = queue->next_buf_to_init;
  2289. i < queue->next_buf_to_init + count; ++i)
  2290. qeth_init_input_buffer(card,
  2291. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q]);
  2292. /*
  2293. * according to old code it should be avoided to requeue all
  2294. * 128 buffers in order to benefit from PCI avoidance.
  2295. * this function keeps at least one buffer (the buffer at
  2296. * 'index') un-requeued -> this buffer is the first buffer that
  2297. * will be requeued the next time
  2298. */
  2299. #ifdef CONFIG_QETH_PERF_STATS
  2300. card->perf_stats.inbound_do_qdio_cnt++;
  2301. card->perf_stats.inbound_do_qdio_start_time = qeth_get_micros();
  2302. #endif
  2303. rc = do_QDIO(CARD_DDEV(card),
  2304. QDIO_FLAG_SYNC_INPUT | QDIO_FLAG_UNDER_INTERRUPT,
  2305. 0, queue->next_buf_to_init, count, NULL);
  2306. #ifdef CONFIG_QETH_PERF_STATS
  2307. card->perf_stats.inbound_do_qdio_time += qeth_get_micros() -
  2308. card->perf_stats.inbound_do_qdio_start_time;
  2309. #endif
  2310. if (rc){
  2311. PRINT_WARN("qeth_queue_input_buffer's do_QDIO "
  2312. "return %i (device %s).\n",
  2313. rc, CARD_DDEV_ID(card));
  2314. QETH_DBF_TEXT(trace,2,"qinberr");
  2315. QETH_DBF_TEXT_(trace,2,"%s",CARD_BUS_ID(card));
  2316. }
  2317. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2318. QDIO_MAX_BUFFERS_PER_Q;
  2319. }
  2320. }
  2321. static inline void
  2322. qeth_put_buffer_pool_entry(struct qeth_card *card,
  2323. struct qeth_buffer_pool_entry *entry)
  2324. {
  2325. QETH_DBF_TEXT(trace, 6, "ptbfplen");
  2326. list_add_tail(&entry->list, &card->qdio.in_buf_pool.entry_list);
  2327. }
  2328. static void
  2329. qeth_qdio_input_handler(struct ccw_device * ccwdev, unsigned int status,
  2330. unsigned int qdio_err, unsigned int siga_err,
  2331. unsigned int queue, int first_element, int count,
  2332. unsigned long card_ptr)
  2333. {
  2334. struct net_device *net_dev;
  2335. struct qeth_card *card;
  2336. struct qeth_qdio_buffer *buffer;
  2337. int index;
  2338. int i;
  2339. QETH_DBF_TEXT(trace, 6, "qdinput");
  2340. card = (struct qeth_card *) card_ptr;
  2341. net_dev = card->dev;
  2342. #ifdef CONFIG_QETH_PERF_STATS
  2343. card->perf_stats.inbound_cnt++;
  2344. card->perf_stats.inbound_start_time = qeth_get_micros();
  2345. #endif
  2346. if (status & QDIO_STATUS_LOOK_FOR_ERROR) {
  2347. if (status & QDIO_STATUS_ACTIVATE_CHECK_CONDITION){
  2348. QETH_DBF_TEXT(trace, 1,"qdinchk");
  2349. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2350. QETH_DBF_TEXT_(trace,1,"%04X%04X",first_element,count);
  2351. QETH_DBF_TEXT_(trace,1,"%04X%04X", queue, status);
  2352. qeth_schedule_recovery(card);
  2353. return;
  2354. }
  2355. }
  2356. for (i = first_element; i < (first_element + count); ++i) {
  2357. index = i % QDIO_MAX_BUFFERS_PER_Q;
  2358. buffer = &card->qdio.in_q->bufs[index];
  2359. if (!((status == QDIO_STATUS_LOOK_FOR_ERROR) &&
  2360. qeth_check_for_inbound_error(buffer, qdio_err, siga_err)))
  2361. qeth_process_inbound_buffer(card, buffer, index);
  2362. /* clear buffer and give back to hardware */
  2363. qeth_put_buffer_pool_entry(card, buffer->pool_entry);
  2364. qeth_queue_input_buffer(card, index);
  2365. }
  2366. #ifdef CONFIG_QETH_PERF_STATS
  2367. card->perf_stats.inbound_time += qeth_get_micros() -
  2368. card->perf_stats.inbound_start_time;
  2369. #endif
  2370. }
  2371. static inline int
  2372. qeth_handle_send_error(struct qeth_card *card,
  2373. struct qeth_qdio_out_buffer *buffer,
  2374. int qdio_err, int siga_err)
  2375. {
  2376. int sbalf15 = buffer->buffer->element[15].flags & 0xff;
  2377. int cc = siga_err & 3;
  2378. QETH_DBF_TEXT(trace, 6, "hdsnderr");
  2379. switch (cc) {
  2380. case 0:
  2381. if (qdio_err){
  2382. QETH_DBF_TEXT(trace, 1,"lnkfail");
  2383. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2384. QETH_DBF_TEXT_(trace,1,"%04x %02x",
  2385. (u16)qdio_err, (u8)sbalf15);
  2386. return QETH_SEND_ERROR_LINK_FAILURE;
  2387. }
  2388. return QETH_SEND_ERROR_NONE;
  2389. case 2:
  2390. if (siga_err & QDIO_SIGA_ERROR_B_BIT_SET) {
  2391. QETH_DBF_TEXT(trace, 1, "SIGAcc2B");
  2392. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2393. return QETH_SEND_ERROR_KICK_IT;
  2394. }
  2395. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2396. return QETH_SEND_ERROR_RETRY;
  2397. return QETH_SEND_ERROR_LINK_FAILURE;
  2398. /* look at qdio_error and sbalf 15 */
  2399. case 1:
  2400. QETH_DBF_TEXT(trace, 1, "SIGAcc1");
  2401. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2402. return QETH_SEND_ERROR_LINK_FAILURE;
  2403. case 3:
  2404. QETH_DBF_TEXT(trace, 1, "SIGAcc3");
  2405. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2406. return QETH_SEND_ERROR_KICK_IT;
  2407. }
  2408. return QETH_SEND_ERROR_LINK_FAILURE;
  2409. }
  2410. void
  2411. qeth_flush_buffers(struct qeth_qdio_out_q *queue, int under_int,
  2412. int index, int count)
  2413. {
  2414. struct qeth_qdio_out_buffer *buf;
  2415. int rc;
  2416. int i;
  2417. QETH_DBF_TEXT(trace, 6, "flushbuf");
  2418. for (i = index; i < index + count; ++i) {
  2419. buf = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2420. buf->buffer->element[buf->next_element_to_fill - 1].flags |=
  2421. SBAL_FLAGS_LAST_ENTRY;
  2422. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2423. continue;
  2424. if (!queue->do_pack){
  2425. if ((atomic_read(&queue->used_buffers) >=
  2426. (QETH_HIGH_WATERMARK_PACK -
  2427. QETH_WATERMARK_PACK_FUZZ)) &&
  2428. !atomic_read(&queue->set_pci_flags_count)){
  2429. /* it's likely that we'll go to packing
  2430. * mode soon */
  2431. atomic_inc(&queue->set_pci_flags_count);
  2432. buf->buffer->element[0].flags |= 0x40;
  2433. }
  2434. } else {
  2435. if (!atomic_read(&queue->set_pci_flags_count)){
  2436. /*
  2437. * there's no outstanding PCI any more, so we
  2438. * have to request a PCI to be sure the the PCI
  2439. * will wake at some time in the future then we
  2440. * can flush packed buffers that might still be
  2441. * hanging around, which can happen if no
  2442. * further send was requested by the stack
  2443. */
  2444. atomic_inc(&queue->set_pci_flags_count);
  2445. buf->buffer->element[0].flags |= 0x40;
  2446. }
  2447. }
  2448. }
  2449. queue->card->dev->trans_start = jiffies;
  2450. #ifdef CONFIG_QETH_PERF_STATS
  2451. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2452. queue->card->perf_stats.outbound_do_qdio_start_time = qeth_get_micros();
  2453. #endif
  2454. if (under_int)
  2455. rc = do_QDIO(CARD_DDEV(queue->card),
  2456. QDIO_FLAG_SYNC_OUTPUT | QDIO_FLAG_UNDER_INTERRUPT,
  2457. queue->queue_no, index, count, NULL);
  2458. else
  2459. rc = do_QDIO(CARD_DDEV(queue->card), QDIO_FLAG_SYNC_OUTPUT,
  2460. queue->queue_no, index, count, NULL);
  2461. #ifdef CONFIG_QETH_PERF_STATS
  2462. queue->card->perf_stats.outbound_do_qdio_time += qeth_get_micros() -
  2463. queue->card->perf_stats.outbound_do_qdio_start_time;
  2464. #endif
  2465. if (rc){
  2466. QETH_DBF_TEXT(trace, 2, "flushbuf");
  2467. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  2468. QETH_DBF_TEXT_(trace, 2, "%s", CARD_DDEV_ID(queue->card));
  2469. queue->card->stats.tx_errors += count;
  2470. /* this must not happen under normal circumstances. if it
  2471. * happens something is really wrong -> recover */
  2472. qeth_schedule_recovery(queue->card);
  2473. return;
  2474. }
  2475. atomic_add(count, &queue->used_buffers);
  2476. #ifdef CONFIG_QETH_PERF_STATS
  2477. queue->card->perf_stats.bufs_sent += count;
  2478. #endif
  2479. }
  2480. /*
  2481. * Switched to packing state if the number of used buffers on a queue
  2482. * reaches a certain limit.
  2483. */
  2484. static inline void
  2485. qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2486. {
  2487. if (!queue->do_pack) {
  2488. if (atomic_read(&queue->used_buffers)
  2489. >= QETH_HIGH_WATERMARK_PACK){
  2490. /* switch non-PACKING -> PACKING */
  2491. QETH_DBF_TEXT(trace, 6, "np->pack");
  2492. #ifdef CONFIG_QETH_PERF_STATS
  2493. queue->card->perf_stats.sc_dp_p++;
  2494. #endif
  2495. queue->do_pack = 1;
  2496. }
  2497. }
  2498. }
  2499. /*
  2500. * Switches from packing to non-packing mode. If there is a packing
  2501. * buffer on the queue this buffer will be prepared to be flushed.
  2502. * In that case 1 is returned to inform the caller. If no buffer
  2503. * has to be flushed, zero is returned.
  2504. */
  2505. static inline int
  2506. qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2507. {
  2508. struct qeth_qdio_out_buffer *buffer;
  2509. int flush_count = 0;
  2510. if (queue->do_pack) {
  2511. if (atomic_read(&queue->used_buffers)
  2512. <= QETH_LOW_WATERMARK_PACK) {
  2513. /* switch PACKING -> non-PACKING */
  2514. QETH_DBF_TEXT(trace, 6, "pack->np");
  2515. #ifdef CONFIG_QETH_PERF_STATS
  2516. queue->card->perf_stats.sc_p_dp++;
  2517. #endif
  2518. queue->do_pack = 0;
  2519. /* flush packing buffers */
  2520. buffer = &queue->bufs[queue->next_buf_to_fill];
  2521. if ((atomic_read(&buffer->state) ==
  2522. QETH_QDIO_BUF_EMPTY) &&
  2523. (buffer->next_element_to_fill > 0)) {
  2524. atomic_set(&buffer->state,QETH_QDIO_BUF_PRIMED);
  2525. flush_count++;
  2526. queue->next_buf_to_fill =
  2527. (queue->next_buf_to_fill + 1) %
  2528. QDIO_MAX_BUFFERS_PER_Q;
  2529. }
  2530. }
  2531. }
  2532. return flush_count;
  2533. }
  2534. /*
  2535. * Called to flush a packing buffer if no more pci flags are on the queue.
  2536. * Checks if there is a packing buffer and prepares it to be flushed.
  2537. * In that case returns 1, otherwise zero.
  2538. */
  2539. static inline int
  2540. qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2541. {
  2542. struct qeth_qdio_out_buffer *buffer;
  2543. buffer = &queue->bufs[queue->next_buf_to_fill];
  2544. if((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2545. (buffer->next_element_to_fill > 0)){
  2546. /* it's a packing buffer */
  2547. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2548. queue->next_buf_to_fill =
  2549. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2550. return 1;
  2551. }
  2552. return 0;
  2553. }
  2554. static inline void
  2555. qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  2556. {
  2557. int index;
  2558. int flush_cnt = 0;
  2559. int q_was_packing = 0;
  2560. /*
  2561. * check if weed have to switch to non-packing mode or if
  2562. * we have to get a pci flag out on the queue
  2563. */
  2564. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  2565. !atomic_read(&queue->set_pci_flags_count)){
  2566. if (atomic_swap(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  2567. QETH_OUT_Q_UNLOCKED) {
  2568. /*
  2569. * If we get in here, there was no action in
  2570. * do_send_packet. So, we check if there is a
  2571. * packing buffer to be flushed here.
  2572. */
  2573. netif_stop_queue(queue->card->dev);
  2574. index = queue->next_buf_to_fill;
  2575. q_was_packing = queue->do_pack;
  2576. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  2577. if (!flush_cnt &&
  2578. !atomic_read(&queue->set_pci_flags_count))
  2579. flush_cnt +=
  2580. qeth_flush_buffers_on_no_pci(queue);
  2581. #ifdef CONFIG_QETH_PERF_STATS
  2582. if (q_was_packing)
  2583. queue->card->perf_stats.bufs_sent_pack +=
  2584. flush_cnt;
  2585. #endif
  2586. if (flush_cnt)
  2587. qeth_flush_buffers(queue, 1, index, flush_cnt);
  2588. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2589. }
  2590. }
  2591. }
  2592. static void
  2593. qeth_qdio_output_handler(struct ccw_device * ccwdev, unsigned int status,
  2594. unsigned int qdio_error, unsigned int siga_error,
  2595. unsigned int __queue, int first_element, int count,
  2596. unsigned long card_ptr)
  2597. {
  2598. struct qeth_card *card = (struct qeth_card *) card_ptr;
  2599. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  2600. struct qeth_qdio_out_buffer *buffer;
  2601. int i;
  2602. QETH_DBF_TEXT(trace, 6, "qdouhdl");
  2603. if (status & QDIO_STATUS_LOOK_FOR_ERROR) {
  2604. if (status & QDIO_STATUS_ACTIVATE_CHECK_CONDITION){
  2605. QETH_DBF_TEXT(trace, 2, "achkcond");
  2606. QETH_DBF_TEXT_(trace, 2, "%s", CARD_BUS_ID(card));
  2607. QETH_DBF_TEXT_(trace, 2, "%08x", status);
  2608. netif_stop_queue(card->dev);
  2609. qeth_schedule_recovery(card);
  2610. return;
  2611. }
  2612. }
  2613. #ifdef CONFIG_QETH_PERF_STATS
  2614. card->perf_stats.outbound_handler_cnt++;
  2615. card->perf_stats.outbound_handler_start_time = qeth_get_micros();
  2616. #endif
  2617. for(i = first_element; i < (first_element + count); ++i){
  2618. buffer = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2619. /*we only handle the KICK_IT error by doing a recovery */
  2620. if (qeth_handle_send_error(card, buffer, qdio_error, siga_error)
  2621. == QETH_SEND_ERROR_KICK_IT){
  2622. netif_stop_queue(card->dev);
  2623. qeth_schedule_recovery(card);
  2624. return;
  2625. }
  2626. qeth_clear_output_buffer(queue, buffer);
  2627. }
  2628. atomic_sub(count, &queue->used_buffers);
  2629. /* check if we need to do something on this outbound queue */
  2630. if (card->info.type != QETH_CARD_TYPE_IQD)
  2631. qeth_check_outbound_queue(queue);
  2632. netif_wake_queue(queue->card->dev);
  2633. #ifdef CONFIG_QETH_PERF_STATS
  2634. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  2635. card->perf_stats.outbound_handler_start_time;
  2636. #endif
  2637. }
  2638. static void
  2639. qeth_create_qib_param_field(struct qeth_card *card, char *param_field)
  2640. {
  2641. param_field[0] = _ascebc['P'];
  2642. param_field[1] = _ascebc['C'];
  2643. param_field[2] = _ascebc['I'];
  2644. param_field[3] = _ascebc['T'];
  2645. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  2646. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  2647. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  2648. }
  2649. static void
  2650. qeth_create_qib_param_field_blkt(struct qeth_card *card, char *param_field)
  2651. {
  2652. param_field[16] = _ascebc['B'];
  2653. param_field[17] = _ascebc['L'];
  2654. param_field[18] = _ascebc['K'];
  2655. param_field[19] = _ascebc['T'];
  2656. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  2657. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  2658. *((unsigned int *) (&param_field[28])) = card->info.blkt.inter_packet_jumbo;
  2659. }
  2660. static void
  2661. qeth_initialize_working_pool_list(struct qeth_card *card)
  2662. {
  2663. struct qeth_buffer_pool_entry *entry;
  2664. QETH_DBF_TEXT(trace,5,"inwrklst");
  2665. list_for_each_entry(entry,
  2666. &card->qdio.init_pool.entry_list, init_list) {
  2667. qeth_put_buffer_pool_entry(card,entry);
  2668. }
  2669. }
  2670. static void
  2671. qeth_clear_working_pool_list(struct qeth_card *card)
  2672. {
  2673. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  2674. QETH_DBF_TEXT(trace,5,"clwrklst");
  2675. list_for_each_entry_safe(pool_entry, tmp,
  2676. &card->qdio.in_buf_pool.entry_list, list){
  2677. list_del(&pool_entry->list);
  2678. }
  2679. }
  2680. static void
  2681. qeth_free_buffer_pool(struct qeth_card *card)
  2682. {
  2683. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  2684. int i=0;
  2685. QETH_DBF_TEXT(trace,5,"freepool");
  2686. list_for_each_entry_safe(pool_entry, tmp,
  2687. &card->qdio.init_pool.entry_list, init_list){
  2688. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  2689. free_page((unsigned long)pool_entry->elements[i]);
  2690. list_del(&pool_entry->init_list);
  2691. kfree(pool_entry);
  2692. }
  2693. }
  2694. static int
  2695. qeth_alloc_buffer_pool(struct qeth_card *card)
  2696. {
  2697. struct qeth_buffer_pool_entry *pool_entry;
  2698. void *ptr;
  2699. int i, j;
  2700. QETH_DBF_TEXT(trace,5,"alocpool");
  2701. for (i = 0; i < card->qdio.init_pool.buf_count; ++i){
  2702. pool_entry = kmalloc(sizeof(*pool_entry), GFP_KERNEL);
  2703. if (!pool_entry){
  2704. qeth_free_buffer_pool(card);
  2705. return -ENOMEM;
  2706. }
  2707. for(j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j){
  2708. ptr = (void *) __get_free_page(GFP_KERNEL);
  2709. if (!ptr) {
  2710. while (j > 0)
  2711. free_page((unsigned long)
  2712. pool_entry->elements[--j]);
  2713. kfree(pool_entry);
  2714. qeth_free_buffer_pool(card);
  2715. return -ENOMEM;
  2716. }
  2717. pool_entry->elements[j] = ptr;
  2718. }
  2719. list_add(&pool_entry->init_list,
  2720. &card->qdio.init_pool.entry_list);
  2721. }
  2722. return 0;
  2723. }
  2724. int
  2725. qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  2726. {
  2727. QETH_DBF_TEXT(trace, 2, "realcbp");
  2728. if ((card->state != CARD_STATE_DOWN) &&
  2729. (card->state != CARD_STATE_RECOVER))
  2730. return -EPERM;
  2731. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  2732. qeth_clear_working_pool_list(card);
  2733. qeth_free_buffer_pool(card);
  2734. card->qdio.in_buf_pool.buf_count = bufcnt;
  2735. card->qdio.init_pool.buf_count = bufcnt;
  2736. return qeth_alloc_buffer_pool(card);
  2737. }
  2738. static int
  2739. qeth_alloc_qdio_buffers(struct qeth_card *card)
  2740. {
  2741. int i, j;
  2742. QETH_DBF_TEXT(setup, 2, "allcqdbf");
  2743. if (card->qdio.state == QETH_QDIO_ALLOCATED)
  2744. return 0;
  2745. card->qdio.in_q = kmalloc(sizeof(struct qeth_qdio_q), GFP_KERNEL);
  2746. if (!card->qdio.in_q)
  2747. return - ENOMEM;
  2748. QETH_DBF_TEXT(setup, 2, "inq");
  2749. QETH_DBF_HEX(setup, 2, &card->qdio.in_q, sizeof(void *));
  2750. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  2751. /* give inbound qeth_qdio_buffers their qdio_buffers */
  2752. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  2753. card->qdio.in_q->bufs[i].buffer =
  2754. &card->qdio.in_q->qdio_bufs[i];
  2755. /* inbound buffer pool */
  2756. if (qeth_alloc_buffer_pool(card)){
  2757. kfree(card->qdio.in_q);
  2758. return -ENOMEM;
  2759. }
  2760. /* outbound */
  2761. card->qdio.out_qs =
  2762. kmalloc(card->qdio.no_out_queues *
  2763. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  2764. if (!card->qdio.out_qs){
  2765. qeth_free_buffer_pool(card);
  2766. return -ENOMEM;
  2767. }
  2768. for (i = 0; i < card->qdio.no_out_queues; ++i){
  2769. card->qdio.out_qs[i] = kmalloc(sizeof(struct qeth_qdio_out_q),
  2770. GFP_KERNEL);
  2771. if (!card->qdio.out_qs[i]){
  2772. while (i > 0)
  2773. kfree(card->qdio.out_qs[--i]);
  2774. kfree(card->qdio.out_qs);
  2775. return -ENOMEM;
  2776. }
  2777. QETH_DBF_TEXT_(setup, 2, "outq %i", i);
  2778. QETH_DBF_HEX(setup, 2, &card->qdio.out_qs[i], sizeof(void *));
  2779. memset(card->qdio.out_qs[i], 0, sizeof(struct qeth_qdio_out_q));
  2780. card->qdio.out_qs[i]->queue_no = i;
  2781. /* give outbound qeth_qdio_buffers their qdio_buffers */
  2782. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j){
  2783. card->qdio.out_qs[i]->bufs[j].buffer =
  2784. &card->qdio.out_qs[i]->qdio_bufs[j];
  2785. skb_queue_head_init(&card->qdio.out_qs[i]->bufs[j].
  2786. skb_list);
  2787. INIT_LIST_HEAD(&card->qdio.out_qs[i]->bufs[j].ctx_list);
  2788. }
  2789. }
  2790. card->qdio.state = QETH_QDIO_ALLOCATED;
  2791. return 0;
  2792. }
  2793. static void
  2794. qeth_free_qdio_buffers(struct qeth_card *card)
  2795. {
  2796. int i, j;
  2797. QETH_DBF_TEXT(trace, 2, "freeqdbf");
  2798. if (card->qdio.state == QETH_QDIO_UNINITIALIZED)
  2799. return;
  2800. kfree(card->qdio.in_q);
  2801. /* inbound buffer pool */
  2802. qeth_free_buffer_pool(card);
  2803. /* free outbound qdio_qs */
  2804. for (i = 0; i < card->qdio.no_out_queues; ++i){
  2805. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  2806. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2807. &card->qdio.out_qs[i]->bufs[j]);
  2808. kfree(card->qdio.out_qs[i]);
  2809. }
  2810. kfree(card->qdio.out_qs);
  2811. card->qdio.state = QETH_QDIO_UNINITIALIZED;
  2812. }
  2813. static void
  2814. qeth_clear_qdio_buffers(struct qeth_card *card)
  2815. {
  2816. int i, j;
  2817. QETH_DBF_TEXT(trace, 2, "clearqdbf");
  2818. /* clear outbound buffers to free skbs */
  2819. for (i = 0; i < card->qdio.no_out_queues; ++i)
  2820. if (card->qdio.out_qs[i]){
  2821. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  2822. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2823. &card->qdio.out_qs[i]->bufs[j]);
  2824. }
  2825. }
  2826. static void
  2827. qeth_init_qdio_info(struct qeth_card *card)
  2828. {
  2829. QETH_DBF_TEXT(setup, 4, "intqdinf");
  2830. card->qdio.state = QETH_QDIO_UNINITIALIZED;
  2831. /* inbound */
  2832. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  2833. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  2834. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  2835. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  2836. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  2837. /* outbound */
  2838. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  2839. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  2840. }
  2841. static int
  2842. qeth_init_qdio_queues(struct qeth_card *card)
  2843. {
  2844. int i, j;
  2845. int rc;
  2846. QETH_DBF_TEXT(setup, 2, "initqdqs");
  2847. /* inbound queue */
  2848. memset(card->qdio.in_q->qdio_bufs, 0,
  2849. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2850. qeth_initialize_working_pool_list(card);
  2851. /*give only as many buffers to hardware as we have buffer pool entries*/
  2852. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  2853. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  2854. card->qdio.in_q->next_buf_to_init = card->qdio.in_buf_pool.buf_count - 1;
  2855. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  2856. card->qdio.in_buf_pool.buf_count - 1, NULL);
  2857. if (rc) {
  2858. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  2859. return rc;
  2860. }
  2861. rc = qdio_synchronize(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0);
  2862. if (rc) {
  2863. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  2864. return rc;
  2865. }
  2866. /* outbound queue */
  2867. for (i = 0; i < card->qdio.no_out_queues; ++i){
  2868. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  2869. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2870. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j){
  2871. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2872. &card->qdio.out_qs[i]->bufs[j]);
  2873. }
  2874. card->qdio.out_qs[i]->card = card;
  2875. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  2876. card->qdio.out_qs[i]->do_pack = 0;
  2877. atomic_set(&card->qdio.out_qs[i]->used_buffers,0);
  2878. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  2879. atomic_set(&card->qdio.out_qs[i]->state,
  2880. QETH_OUT_Q_UNLOCKED);
  2881. }
  2882. return 0;
  2883. }
  2884. static int
  2885. qeth_qdio_establish(struct qeth_card *card)
  2886. {
  2887. struct qdio_initialize init_data;
  2888. char *qib_param_field;
  2889. struct qdio_buffer **in_sbal_ptrs;
  2890. struct qdio_buffer **out_sbal_ptrs;
  2891. int i, j, k;
  2892. int rc;
  2893. QETH_DBF_TEXT(setup, 2, "qdioest");
  2894. qib_param_field = kmalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  2895. GFP_KERNEL);
  2896. if (!qib_param_field)
  2897. return -ENOMEM;
  2898. memset(qib_param_field, 0, QDIO_MAX_BUFFERS_PER_Q * sizeof(char));
  2899. qeth_create_qib_param_field(card, qib_param_field);
  2900. qeth_create_qib_param_field_blkt(card, qib_param_field);
  2901. in_sbal_ptrs = kmalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  2902. GFP_KERNEL);
  2903. if (!in_sbal_ptrs) {
  2904. kfree(qib_param_field);
  2905. return -ENOMEM;
  2906. }
  2907. for(i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  2908. in_sbal_ptrs[i] = (struct qdio_buffer *)
  2909. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  2910. out_sbal_ptrs =
  2911. kmalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  2912. sizeof(void *), GFP_KERNEL);
  2913. if (!out_sbal_ptrs) {
  2914. kfree(in_sbal_ptrs);
  2915. kfree(qib_param_field);
  2916. return -ENOMEM;
  2917. }
  2918. for(i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  2919. for(j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k){
  2920. out_sbal_ptrs[k] = (struct qdio_buffer *)
  2921. virt_to_phys(card->qdio.out_qs[i]->
  2922. bufs[j].buffer);
  2923. }
  2924. memset(&init_data, 0, sizeof(struct qdio_initialize));
  2925. init_data.cdev = CARD_DDEV(card);
  2926. init_data.q_format = qeth_get_qdio_q_format(card);
  2927. init_data.qib_param_field_format = 0;
  2928. init_data.qib_param_field = qib_param_field;
  2929. init_data.min_input_threshold = QETH_MIN_INPUT_THRESHOLD;
  2930. init_data.max_input_threshold = QETH_MAX_INPUT_THRESHOLD;
  2931. init_data.min_output_threshold = QETH_MIN_OUTPUT_THRESHOLD;
  2932. init_data.max_output_threshold = QETH_MAX_OUTPUT_THRESHOLD;
  2933. init_data.no_input_qs = 1;
  2934. init_data.no_output_qs = card->qdio.no_out_queues;
  2935. init_data.input_handler = (qdio_handler_t *)
  2936. qeth_qdio_input_handler;
  2937. init_data.output_handler = (qdio_handler_t *)
  2938. qeth_qdio_output_handler;
  2939. init_data.int_parm = (unsigned long) card;
  2940. init_data.flags = QDIO_INBOUND_0COPY_SBALS |
  2941. QDIO_OUTBOUND_0COPY_SBALS |
  2942. QDIO_USE_OUTBOUND_PCIS;
  2943. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  2944. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  2945. if (!(rc = qdio_initialize(&init_data)))
  2946. card->qdio.state = QETH_QDIO_ESTABLISHED;
  2947. kfree(out_sbal_ptrs);
  2948. kfree(in_sbal_ptrs);
  2949. kfree(qib_param_field);
  2950. return rc;
  2951. }
  2952. static int
  2953. qeth_qdio_activate(struct qeth_card *card)
  2954. {
  2955. QETH_DBF_TEXT(setup,3,"qdioact");
  2956. return qdio_activate(CARD_DDEV(card), 0);
  2957. }
  2958. static int
  2959. qeth_clear_channel(struct qeth_channel *channel)
  2960. {
  2961. unsigned long flags;
  2962. struct qeth_card *card;
  2963. int rc;
  2964. QETH_DBF_TEXT(trace,3,"clearch");
  2965. card = CARD_FROM_CDEV(channel->ccwdev);
  2966. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  2967. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  2968. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  2969. if (rc)
  2970. return rc;
  2971. rc = wait_event_interruptible_timeout(card->wait_q,
  2972. channel->state==CH_STATE_STOPPED, QETH_TIMEOUT);
  2973. if (rc == -ERESTARTSYS)
  2974. return rc;
  2975. if (channel->state != CH_STATE_STOPPED)
  2976. return -ETIME;
  2977. channel->state = CH_STATE_DOWN;
  2978. return 0;
  2979. }
  2980. static int
  2981. qeth_halt_channel(struct qeth_channel *channel)
  2982. {
  2983. unsigned long flags;
  2984. struct qeth_card *card;
  2985. int rc;
  2986. QETH_DBF_TEXT(trace,3,"haltch");
  2987. card = CARD_FROM_CDEV(channel->ccwdev);
  2988. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  2989. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  2990. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  2991. if (rc)
  2992. return rc;
  2993. rc = wait_event_interruptible_timeout(card->wait_q,
  2994. channel->state==CH_STATE_HALTED, QETH_TIMEOUT);
  2995. if (rc == -ERESTARTSYS)
  2996. return rc;
  2997. if (channel->state != CH_STATE_HALTED)
  2998. return -ETIME;
  2999. return 0;
  3000. }
  3001. static int
  3002. qeth_halt_channels(struct qeth_card *card)
  3003. {
  3004. int rc1 = 0, rc2=0, rc3 = 0;
  3005. QETH_DBF_TEXT(trace,3,"haltchs");
  3006. rc1 = qeth_halt_channel(&card->read);
  3007. rc2 = qeth_halt_channel(&card->write);
  3008. rc3 = qeth_halt_channel(&card->data);
  3009. if (rc1)
  3010. return rc1;
  3011. if (rc2)
  3012. return rc2;
  3013. return rc3;
  3014. }
  3015. static int
  3016. qeth_clear_channels(struct qeth_card *card)
  3017. {
  3018. int rc1 = 0, rc2=0, rc3 = 0;
  3019. QETH_DBF_TEXT(trace,3,"clearchs");
  3020. rc1 = qeth_clear_channel(&card->read);
  3021. rc2 = qeth_clear_channel(&card->write);
  3022. rc3 = qeth_clear_channel(&card->data);
  3023. if (rc1)
  3024. return rc1;
  3025. if (rc2)
  3026. return rc2;
  3027. return rc3;
  3028. }
  3029. static int
  3030. qeth_clear_halt_card(struct qeth_card *card, int halt)
  3031. {
  3032. int rc = 0;
  3033. QETH_DBF_TEXT(trace,3,"clhacrd");
  3034. QETH_DBF_HEX(trace, 3, &card, sizeof(void *));
  3035. if (halt)
  3036. rc = qeth_halt_channels(card);
  3037. if (rc)
  3038. return rc;
  3039. return qeth_clear_channels(card);
  3040. }
  3041. static int
  3042. qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  3043. {
  3044. int rc = 0;
  3045. QETH_DBF_TEXT(trace,3,"qdioclr");
  3046. if (card->qdio.state == QETH_QDIO_ESTABLISHED){
  3047. if ((rc = qdio_cleanup(CARD_DDEV(card),
  3048. (card->info.type == QETH_CARD_TYPE_IQD) ?
  3049. QDIO_FLAG_CLEANUP_USING_HALT :
  3050. QDIO_FLAG_CLEANUP_USING_CLEAR)))
  3051. QETH_DBF_TEXT_(trace, 3, "1err%d", rc);
  3052. card->qdio.state = QETH_QDIO_ALLOCATED;
  3053. }
  3054. if ((rc = qeth_clear_halt_card(card, use_halt)))
  3055. QETH_DBF_TEXT_(trace, 3, "2err%d", rc);
  3056. card->state = CARD_STATE_DOWN;
  3057. return rc;
  3058. }
  3059. static int
  3060. qeth_dm_act(struct qeth_card *card)
  3061. {
  3062. int rc;
  3063. struct qeth_cmd_buffer *iob;
  3064. QETH_DBF_TEXT(setup,2,"dmact");
  3065. iob = qeth_wait_for_buffer(&card->write);
  3066. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  3067. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  3068. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  3069. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  3070. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3071. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  3072. return rc;
  3073. }
  3074. static int
  3075. qeth_mpc_initialize(struct qeth_card *card)
  3076. {
  3077. int rc;
  3078. QETH_DBF_TEXT(setup,2,"mpcinit");
  3079. if ((rc = qeth_issue_next_read(card))){
  3080. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  3081. return rc;
  3082. }
  3083. if ((rc = qeth_cm_enable(card))){
  3084. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  3085. goto out_qdio;
  3086. }
  3087. if ((rc = qeth_cm_setup(card))){
  3088. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  3089. goto out_qdio;
  3090. }
  3091. if ((rc = qeth_ulp_enable(card))){
  3092. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  3093. goto out_qdio;
  3094. }
  3095. if ((rc = qeth_ulp_setup(card))){
  3096. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  3097. goto out_qdio;
  3098. }
  3099. if ((rc = qeth_alloc_qdio_buffers(card))){
  3100. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  3101. goto out_qdio;
  3102. }
  3103. if ((rc = qeth_qdio_establish(card))){
  3104. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  3105. qeth_free_qdio_buffers(card);
  3106. goto out_qdio;
  3107. }
  3108. if ((rc = qeth_qdio_activate(card))){
  3109. QETH_DBF_TEXT_(setup, 2, "7err%d", rc);
  3110. goto out_qdio;
  3111. }
  3112. if ((rc = qeth_dm_act(card))){
  3113. QETH_DBF_TEXT_(setup, 2, "8err%d", rc);
  3114. goto out_qdio;
  3115. }
  3116. return 0;
  3117. out_qdio:
  3118. qeth_qdio_clear_card(card, card->info.type==QETH_CARD_TYPE_OSAE);
  3119. return rc;
  3120. }
  3121. static struct net_device *
  3122. qeth_get_netdevice(enum qeth_card_types type, enum qeth_link_types linktype)
  3123. {
  3124. struct net_device *dev = NULL;
  3125. switch (type) {
  3126. case QETH_CARD_TYPE_OSAE:
  3127. switch (linktype) {
  3128. case QETH_LINK_TYPE_LANE_TR:
  3129. case QETH_LINK_TYPE_HSTR:
  3130. #ifdef CONFIG_TR
  3131. dev = alloc_trdev(0);
  3132. #endif /* CONFIG_TR */
  3133. break;
  3134. default:
  3135. dev = alloc_etherdev(0);
  3136. }
  3137. break;
  3138. case QETH_CARD_TYPE_IQD:
  3139. dev = alloc_netdev(0, "hsi%d", ether_setup);
  3140. break;
  3141. default:
  3142. dev = alloc_etherdev(0);
  3143. }
  3144. return dev;
  3145. }
  3146. /*hard_header fake function; used in case fake_ll is set */
  3147. static int
  3148. qeth_fake_header(struct sk_buff *skb, struct net_device *dev,
  3149. unsigned short type, void *daddr, void *saddr,
  3150. unsigned len)
  3151. {
  3152. if(dev->type == ARPHRD_IEEE802_TR){
  3153. struct trh_hdr *hdr;
  3154. hdr = (struct trh_hdr *)skb_push(skb, QETH_FAKE_LL_LEN_TR);
  3155. memcpy(hdr->saddr, dev->dev_addr, TR_ALEN);
  3156. memcpy(hdr->daddr, "FAKELL", TR_ALEN);
  3157. return QETH_FAKE_LL_LEN_TR;
  3158. } else {
  3159. struct ethhdr *hdr;
  3160. hdr = (struct ethhdr *)skb_push(skb, QETH_FAKE_LL_LEN_ETH);
  3161. memcpy(hdr->h_source, dev->dev_addr, ETH_ALEN);
  3162. memcpy(hdr->h_dest, "FAKELL", ETH_ALEN);
  3163. if (type != ETH_P_802_3)
  3164. hdr->h_proto = htons(type);
  3165. else
  3166. hdr->h_proto = htons(len);
  3167. return QETH_FAKE_LL_LEN_ETH;
  3168. }
  3169. }
  3170. static inline int
  3171. qeth_send_packet(struct qeth_card *, struct sk_buff *);
  3172. static int
  3173. qeth_hard_start_xmit(struct sk_buff *skb, struct net_device *dev)
  3174. {
  3175. int rc;
  3176. struct qeth_card *card;
  3177. QETH_DBF_TEXT(trace, 6, "hrdstxmi");
  3178. card = (struct qeth_card *)dev->priv;
  3179. if (skb==NULL) {
  3180. card->stats.tx_dropped++;
  3181. card->stats.tx_errors++;
  3182. /* return OK; otherwise ksoftirqd goes to 100% */
  3183. return NETDEV_TX_OK;
  3184. }
  3185. if ((card->state != CARD_STATE_UP) || !card->lan_online) {
  3186. card->stats.tx_dropped++;
  3187. card->stats.tx_errors++;
  3188. card->stats.tx_carrier_errors++;
  3189. dev_kfree_skb_any(skb);
  3190. /* return OK; otherwise ksoftirqd goes to 100% */
  3191. return NETDEV_TX_OK;
  3192. }
  3193. #ifdef CONFIG_QETH_PERF_STATS
  3194. card->perf_stats.outbound_cnt++;
  3195. card->perf_stats.outbound_start_time = qeth_get_micros();
  3196. #endif
  3197. netif_stop_queue(dev);
  3198. if ((rc = qeth_send_packet(card, skb))) {
  3199. if (rc == -EBUSY) {
  3200. return NETDEV_TX_BUSY;
  3201. } else {
  3202. card->stats.tx_errors++;
  3203. card->stats.tx_dropped++;
  3204. dev_kfree_skb_any(skb);
  3205. /*set to OK; otherwise ksoftirqd goes to 100% */
  3206. rc = NETDEV_TX_OK;
  3207. }
  3208. }
  3209. netif_wake_queue(dev);
  3210. #ifdef CONFIG_QETH_PERF_STATS
  3211. card->perf_stats.outbound_time += qeth_get_micros() -
  3212. card->perf_stats.outbound_start_time;
  3213. #endif
  3214. return rc;
  3215. }
  3216. static int
  3217. qeth_verify_vlan_dev(struct net_device *dev, struct qeth_card *card)
  3218. {
  3219. int rc = 0;
  3220. #ifdef CONFIG_QETH_VLAN
  3221. struct vlan_group *vg;
  3222. int i;
  3223. if (!(vg = card->vlangrp))
  3224. return rc;
  3225. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++){
  3226. if (vg->vlan_devices[i] == dev){
  3227. rc = QETH_VLAN_CARD;
  3228. break;
  3229. }
  3230. }
  3231. #endif
  3232. return rc;
  3233. }
  3234. static int
  3235. qeth_verify_dev(struct net_device *dev)
  3236. {
  3237. struct qeth_card *card;
  3238. unsigned long flags;
  3239. int rc = 0;
  3240. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  3241. list_for_each_entry(card, &qeth_card_list.list, list){
  3242. if (card->dev == dev){
  3243. rc = QETH_REAL_CARD;
  3244. break;
  3245. }
  3246. rc = qeth_verify_vlan_dev(dev, card);
  3247. if (rc)
  3248. break;
  3249. }
  3250. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  3251. return rc;
  3252. }
  3253. static struct qeth_card *
  3254. qeth_get_card_from_dev(struct net_device *dev)
  3255. {
  3256. struct qeth_card *card = NULL;
  3257. int rc;
  3258. rc = qeth_verify_dev(dev);
  3259. if (rc == QETH_REAL_CARD)
  3260. card = (struct qeth_card *)dev->priv;
  3261. else if (rc == QETH_VLAN_CARD)
  3262. card = (struct qeth_card *)
  3263. VLAN_DEV_INFO(dev)->real_dev->priv;
  3264. QETH_DBF_TEXT_(trace, 4, "%d", rc);
  3265. return card ;
  3266. }
  3267. static void
  3268. qeth_tx_timeout(struct net_device *dev)
  3269. {
  3270. struct qeth_card *card;
  3271. card = (struct qeth_card *) dev->priv;
  3272. card->stats.tx_errors++;
  3273. qeth_schedule_recovery(card);
  3274. }
  3275. static int
  3276. qeth_open(struct net_device *dev)
  3277. {
  3278. struct qeth_card *card;
  3279. QETH_DBF_TEXT(trace, 4, "qethopen");
  3280. card = (struct qeth_card *) dev->priv;
  3281. if (card->state != CARD_STATE_SOFTSETUP)
  3282. return -ENODEV;
  3283. if ( (card->options.layer2) &&
  3284. (!card->info.layer2_mac_registered)) {
  3285. QETH_DBF_TEXT(trace,4,"nomacadr");
  3286. return -EPERM;
  3287. }
  3288. card->dev->flags |= IFF_UP;
  3289. netif_start_queue(dev);
  3290. card->data.state = CH_STATE_UP;
  3291. card->state = CARD_STATE_UP;
  3292. if (!card->lan_online){
  3293. if (netif_carrier_ok(dev))
  3294. netif_carrier_off(dev);
  3295. }
  3296. return 0;
  3297. }
  3298. static int
  3299. qeth_stop(struct net_device *dev)
  3300. {
  3301. struct qeth_card *card;
  3302. QETH_DBF_TEXT(trace, 4, "qethstop");
  3303. card = (struct qeth_card *) dev->priv;
  3304. netif_stop_queue(dev);
  3305. card->dev->flags &= ~IFF_UP;
  3306. if (card->state == CARD_STATE_UP)
  3307. card->state = CARD_STATE_SOFTSETUP;
  3308. return 0;
  3309. }
  3310. static inline int
  3311. qeth_get_cast_type(struct qeth_card *card, struct sk_buff *skb)
  3312. {
  3313. int cast_type = RTN_UNSPEC;
  3314. if (skb->dst && skb->dst->neighbour){
  3315. cast_type = skb->dst->neighbour->type;
  3316. if ((cast_type == RTN_BROADCAST) ||
  3317. (cast_type == RTN_MULTICAST) ||
  3318. (cast_type == RTN_ANYCAST))
  3319. return cast_type;
  3320. else
  3321. return RTN_UNSPEC;
  3322. }
  3323. /* try something else */
  3324. if (skb->protocol == ETH_P_IPV6)
  3325. return (skb->nh.raw[24] == 0xff) ? RTN_MULTICAST : 0;
  3326. else if (skb->protocol == ETH_P_IP)
  3327. return ((skb->nh.raw[16] & 0xf0) == 0xe0) ? RTN_MULTICAST : 0;
  3328. /* ... */
  3329. if (!memcmp(skb->data, skb->dev->broadcast, 6))
  3330. return RTN_BROADCAST;
  3331. else {
  3332. u16 hdr_mac;
  3333. hdr_mac = *((u16 *)skb->data);
  3334. /* tr multicast? */
  3335. switch (card->info.link_type) {
  3336. case QETH_LINK_TYPE_HSTR:
  3337. case QETH_LINK_TYPE_LANE_TR:
  3338. if ((hdr_mac == QETH_TR_MAC_NC) ||
  3339. (hdr_mac == QETH_TR_MAC_C))
  3340. return RTN_MULTICAST;
  3341. /* eth or so multicast? */
  3342. default:
  3343. if ((hdr_mac == QETH_ETH_MAC_V4) ||
  3344. (hdr_mac == QETH_ETH_MAC_V6))
  3345. return RTN_MULTICAST;
  3346. }
  3347. }
  3348. return cast_type;
  3349. }
  3350. static inline int
  3351. qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  3352. int ipv, int cast_type)
  3353. {
  3354. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSAE))
  3355. return card->qdio.default_out_queue;
  3356. switch (card->qdio.no_out_queues) {
  3357. case 4:
  3358. if (cast_type && card->info.is_multicast_different)
  3359. return card->info.is_multicast_different &
  3360. (card->qdio.no_out_queues - 1);
  3361. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  3362. if (card->qdio.do_prio_queueing==QETH_PRIO_Q_ING_TOS){
  3363. if (skb->nh.iph->tos & IP_TOS_NOTIMPORTANT)
  3364. return 3;
  3365. if (skb->nh.iph->tos & IP_TOS_HIGHRELIABILITY)
  3366. return 2;
  3367. if (skb->nh.iph->tos & IP_TOS_HIGHTHROUGHPUT)
  3368. return 1;
  3369. if (skb->nh.iph->tos & IP_TOS_LOWDELAY)
  3370. return 0;
  3371. }
  3372. if (card->qdio.do_prio_queueing==QETH_PRIO_Q_ING_PREC)
  3373. return 3 - (skb->nh.iph->tos >> 6);
  3374. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  3375. /* TODO: IPv6!!! */
  3376. }
  3377. return card->qdio.default_out_queue;
  3378. case 1: /* fallthrough for single-out-queue 1920-device */
  3379. default:
  3380. return card->qdio.default_out_queue;
  3381. }
  3382. }
  3383. static inline int
  3384. qeth_get_ip_version(struct sk_buff *skb)
  3385. {
  3386. switch (skb->protocol) {
  3387. case ETH_P_IPV6:
  3388. return 6;
  3389. case ETH_P_IP:
  3390. return 4;
  3391. default:
  3392. return 0;
  3393. }
  3394. }
  3395. static inline int
  3396. qeth_prepare_skb(struct qeth_card *card, struct sk_buff **skb,
  3397. struct qeth_hdr **hdr, int ipv)
  3398. {
  3399. int rc;
  3400. #ifdef CONFIG_QETH_VLAN
  3401. u16 *tag;
  3402. #endif
  3403. QETH_DBF_TEXT(trace, 6, "prepskb");
  3404. rc = qeth_realloc_headroom(card, skb, sizeof(struct qeth_hdr));
  3405. if (rc)
  3406. return rc;
  3407. #ifdef CONFIG_QETH_VLAN
  3408. if (card->vlangrp && vlan_tx_tag_present(*skb) &&
  3409. ((ipv == 6) || card->options.layer2) ) {
  3410. /*
  3411. * Move the mac addresses (6 bytes src, 6 bytes dest)
  3412. * to the beginning of the new header. We are using three
  3413. * memcpys instead of one memmove to save cycles.
  3414. */
  3415. skb_push(*skb, VLAN_HLEN);
  3416. memcpy((*skb)->data, (*skb)->data + 4, 4);
  3417. memcpy((*skb)->data + 4, (*skb)->data + 8, 4);
  3418. memcpy((*skb)->data + 8, (*skb)->data + 12, 4);
  3419. tag = (u16 *)((*skb)->data + 12);
  3420. /*
  3421. * first two bytes = ETH_P_8021Q (0x8100)
  3422. * second two bytes = VLANID
  3423. */
  3424. *tag = __constant_htons(ETH_P_8021Q);
  3425. *(tag + 1) = htons(vlan_tx_tag_get(*skb));
  3426. }
  3427. #endif
  3428. *hdr = (struct qeth_hdr *)
  3429. qeth_push_skb(card, skb, sizeof(struct qeth_hdr));
  3430. if (hdr == NULL)
  3431. return -EINVAL;
  3432. return 0;
  3433. }
  3434. static inline u8
  3435. qeth_get_qeth_hdr_flags4(int cast_type)
  3436. {
  3437. if (cast_type == RTN_MULTICAST)
  3438. return QETH_CAST_MULTICAST;
  3439. if (cast_type == RTN_BROADCAST)
  3440. return QETH_CAST_BROADCAST;
  3441. return QETH_CAST_UNICAST;
  3442. }
  3443. static inline u8
  3444. qeth_get_qeth_hdr_flags6(int cast_type)
  3445. {
  3446. u8 ct = QETH_HDR_PASSTHRU | QETH_HDR_IPV6;
  3447. if (cast_type == RTN_MULTICAST)
  3448. return ct | QETH_CAST_MULTICAST;
  3449. if (cast_type == RTN_ANYCAST)
  3450. return ct | QETH_CAST_ANYCAST;
  3451. if (cast_type == RTN_BROADCAST)
  3452. return ct | QETH_CAST_BROADCAST;
  3453. return ct | QETH_CAST_UNICAST;
  3454. }
  3455. static inline void
  3456. qeth_layer2_get_packet_type(struct qeth_card *card, struct qeth_hdr *hdr,
  3457. struct sk_buff *skb)
  3458. {
  3459. __u16 hdr_mac;
  3460. if (!memcmp(skb->data+QETH_HEADER_SIZE,
  3461. skb->dev->broadcast,6)) { /* broadcast? */
  3462. *(__u32 *)hdr->hdr.l2.flags |=
  3463. QETH_LAYER2_FLAG_BROADCAST << 8;
  3464. return;
  3465. }
  3466. hdr_mac=*((__u16*)skb->data);
  3467. /* tr multicast? */
  3468. switch (card->info.link_type) {
  3469. case QETH_LINK_TYPE_HSTR:
  3470. case QETH_LINK_TYPE_LANE_TR:
  3471. if ((hdr_mac == QETH_TR_MAC_NC) ||
  3472. (hdr_mac == QETH_TR_MAC_C) )
  3473. *(__u32 *)hdr->hdr.l2.flags |=
  3474. QETH_LAYER2_FLAG_MULTICAST << 8;
  3475. else
  3476. *(__u32 *)hdr->hdr.l2.flags |=
  3477. QETH_LAYER2_FLAG_UNICAST << 8;
  3478. break;
  3479. /* eth or so multicast? */
  3480. default:
  3481. if ( (hdr_mac==QETH_ETH_MAC_V4) ||
  3482. (hdr_mac==QETH_ETH_MAC_V6) )
  3483. *(__u32 *)hdr->hdr.l2.flags |=
  3484. QETH_LAYER2_FLAG_MULTICAST << 8;
  3485. else
  3486. *(__u32 *)hdr->hdr.l2.flags |=
  3487. QETH_LAYER2_FLAG_UNICAST << 8;
  3488. }
  3489. }
  3490. static inline void
  3491. qeth_layer2_fill_header(struct qeth_card *card, struct qeth_hdr *hdr,
  3492. struct sk_buff *skb, int cast_type)
  3493. {
  3494. memset(hdr, 0, sizeof(struct qeth_hdr));
  3495. hdr->hdr.l2.id = QETH_HEADER_TYPE_LAYER2;
  3496. /* set byte 0 to "0x02" and byte 3 to casting flags */
  3497. if (cast_type==RTN_MULTICAST)
  3498. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_MULTICAST << 8;
  3499. else if (cast_type==RTN_BROADCAST)
  3500. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_BROADCAST << 8;
  3501. else
  3502. qeth_layer2_get_packet_type(card, hdr, skb);
  3503. hdr->hdr.l2.pkt_length = skb->len-QETH_HEADER_SIZE;
  3504. #ifdef CONFIG_QETH_VLAN
  3505. /* VSWITCH relies on the VLAN
  3506. * information to be present in
  3507. * the QDIO header */
  3508. if ((card->vlangrp != NULL) &&
  3509. vlan_tx_tag_present(skb)) {
  3510. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_VLAN << 8;
  3511. hdr->hdr.l2.vlan_id = vlan_tx_tag_get(skb);
  3512. }
  3513. #endif
  3514. }
  3515. void
  3516. qeth_fill_header(struct qeth_card *card, struct qeth_hdr *hdr,
  3517. struct sk_buff *skb, int ipv, int cast_type)
  3518. {
  3519. QETH_DBF_TEXT(trace, 6, "fillhdr");
  3520. memset(hdr, 0, sizeof(struct qeth_hdr));
  3521. if (card->options.layer2) {
  3522. qeth_layer2_fill_header(card, hdr, skb, cast_type);
  3523. return;
  3524. }
  3525. hdr->hdr.l3.id = QETH_HEADER_TYPE_LAYER3;
  3526. hdr->hdr.l3.ext_flags = 0;
  3527. #ifdef CONFIG_QETH_VLAN
  3528. /*
  3529. * before we're going to overwrite this location with next hop ip.
  3530. * v6 uses passthrough, v4 sets the tag in the QDIO header.
  3531. */
  3532. if (card->vlangrp && vlan_tx_tag_present(skb)) {
  3533. hdr->hdr.l3.ext_flags = (ipv == 4) ?
  3534. QETH_HDR_EXT_VLAN_FRAME :
  3535. QETH_HDR_EXT_INCLUDE_VLAN_TAG;
  3536. hdr->hdr.l3.vlan_id = vlan_tx_tag_get(skb);
  3537. }
  3538. #endif /* CONFIG_QETH_VLAN */
  3539. hdr->hdr.l3.length = skb->len - sizeof(struct qeth_hdr);
  3540. if (ipv == 4) { /* IPv4 */
  3541. hdr->hdr.l3.flags = qeth_get_qeth_hdr_flags4(cast_type);
  3542. memset(hdr->hdr.l3.dest_addr, 0, 12);
  3543. if ((skb->dst) && (skb->dst->neighbour)) {
  3544. *((u32 *) (&hdr->hdr.l3.dest_addr[12])) =
  3545. *((u32 *) skb->dst->neighbour->primary_key);
  3546. } else {
  3547. /* fill in destination address used in ip header */
  3548. *((u32 *) (&hdr->hdr.l3.dest_addr[12])) = skb->nh.iph->daddr;
  3549. }
  3550. } else if (ipv == 6) { /* IPv6 or passthru */
  3551. hdr->hdr.l3.flags = qeth_get_qeth_hdr_flags6(cast_type);
  3552. if ((skb->dst) && (skb->dst->neighbour)) {
  3553. memcpy(hdr->hdr.l3.dest_addr,
  3554. skb->dst->neighbour->primary_key, 16);
  3555. } else {
  3556. /* fill in destination address used in ip header */
  3557. memcpy(hdr->hdr.l3.dest_addr, &skb->nh.ipv6h->daddr, 16);
  3558. }
  3559. } else { /* passthrough */
  3560. if((skb->dev->type == ARPHRD_IEEE802_TR) &&
  3561. !memcmp(skb->data + sizeof(struct qeth_hdr) +
  3562. sizeof(__u16), skb->dev->broadcast, 6)) {
  3563. hdr->hdr.l3.flags = QETH_CAST_BROADCAST |
  3564. QETH_HDR_PASSTHRU;
  3565. } else if (!memcmp(skb->data + sizeof(struct qeth_hdr),
  3566. skb->dev->broadcast, 6)) { /* broadcast? */
  3567. hdr->hdr.l3.flags = QETH_CAST_BROADCAST |
  3568. QETH_HDR_PASSTHRU;
  3569. } else {
  3570. hdr->hdr.l3.flags = (cast_type == RTN_MULTICAST) ?
  3571. QETH_CAST_MULTICAST | QETH_HDR_PASSTHRU :
  3572. QETH_CAST_UNICAST | QETH_HDR_PASSTHRU;
  3573. }
  3574. }
  3575. }
  3576. static inline void
  3577. __qeth_fill_buffer(struct sk_buff *skb, struct qdio_buffer *buffer,
  3578. int is_tso, int *next_element_to_fill)
  3579. {
  3580. int length = skb->len;
  3581. int length_here;
  3582. int element;
  3583. char *data;
  3584. int first_lap ;
  3585. element = *next_element_to_fill;
  3586. data = skb->data;
  3587. first_lap = (is_tso == 0 ? 1 : 0);
  3588. while (length > 0) {
  3589. /* length_here is the remaining amount of data in this page */
  3590. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  3591. if (length < length_here)
  3592. length_here = length;
  3593. buffer->element[element].addr = data;
  3594. buffer->element[element].length = length_here;
  3595. length -= length_here;
  3596. if (!length) {
  3597. if (first_lap)
  3598. buffer->element[element].flags = 0;
  3599. else
  3600. buffer->element[element].flags =
  3601. SBAL_FLAGS_LAST_FRAG;
  3602. } else {
  3603. if (first_lap)
  3604. buffer->element[element].flags =
  3605. SBAL_FLAGS_FIRST_FRAG;
  3606. else
  3607. buffer->element[element].flags =
  3608. SBAL_FLAGS_MIDDLE_FRAG;
  3609. }
  3610. data += length_here;
  3611. element++;
  3612. first_lap = 0;
  3613. }
  3614. *next_element_to_fill = element;
  3615. }
  3616. static inline int
  3617. qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  3618. struct qeth_qdio_out_buffer *buf,
  3619. struct sk_buff *skb)
  3620. {
  3621. struct qdio_buffer *buffer;
  3622. struct qeth_hdr_tso *hdr;
  3623. int flush_cnt = 0, hdr_len, large_send = 0;
  3624. QETH_DBF_TEXT(trace, 6, "qdfillbf");
  3625. buffer = buf->buffer;
  3626. atomic_inc(&skb->users);
  3627. skb_queue_tail(&buf->skb_list, skb);
  3628. hdr = (struct qeth_hdr_tso *) skb->data;
  3629. /*check first on TSO ....*/
  3630. if (hdr->hdr.hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  3631. int element = buf->next_element_to_fill;
  3632. hdr_len = sizeof(struct qeth_hdr_tso) + hdr->ext.dg_hdr_len;
  3633. /*fill first buffer entry only with header information */
  3634. buffer->element[element].addr = skb->data;
  3635. buffer->element[element].length = hdr_len;
  3636. buffer->element[element].flags = SBAL_FLAGS_FIRST_FRAG;
  3637. buf->next_element_to_fill++;
  3638. skb->data += hdr_len;
  3639. skb->len -= hdr_len;
  3640. large_send = 1;
  3641. }
  3642. if (skb_shinfo(skb)->nr_frags == 0)
  3643. __qeth_fill_buffer(skb, buffer, large_send,
  3644. (int *)&buf->next_element_to_fill);
  3645. else
  3646. __qeth_fill_buffer_frag(skb, buffer, large_send,
  3647. (int *)&buf->next_element_to_fill);
  3648. if (!queue->do_pack) {
  3649. QETH_DBF_TEXT(trace, 6, "fillbfnp");
  3650. /* set state to PRIMED -> will be flushed */
  3651. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3652. flush_cnt = 1;
  3653. } else {
  3654. QETH_DBF_TEXT(trace, 6, "fillbfpa");
  3655. #ifdef CONFIG_QETH_PERF_STATS
  3656. queue->card->perf_stats.skbs_sent_pack++;
  3657. #endif
  3658. if (buf->next_element_to_fill >=
  3659. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  3660. /*
  3661. * packed buffer if full -> set state PRIMED
  3662. * -> will be flushed
  3663. */
  3664. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3665. flush_cnt = 1;
  3666. }
  3667. }
  3668. return flush_cnt;
  3669. }
  3670. static inline int
  3671. qeth_do_send_packet_fast(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3672. struct sk_buff *skb, struct qeth_hdr *hdr,
  3673. int elements_needed,
  3674. struct qeth_eddp_context *ctx)
  3675. {
  3676. struct qeth_qdio_out_buffer *buffer;
  3677. int buffers_needed = 0;
  3678. int flush_cnt = 0;
  3679. int index;
  3680. QETH_DBF_TEXT(trace, 6, "dosndpfa");
  3681. /* spin until we get the queue ... */
  3682. while (atomic_compare_and_swap(QETH_OUT_Q_UNLOCKED,
  3683. QETH_OUT_Q_LOCKED,
  3684. &queue->state));
  3685. /* ... now we've got the queue */
  3686. index = queue->next_buf_to_fill;
  3687. buffer = &queue->bufs[queue->next_buf_to_fill];
  3688. /*
  3689. * check if buffer is empty to make sure that we do not 'overtake'
  3690. * ourselves and try to fill a buffer that is already primed
  3691. */
  3692. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  3693. card->stats.tx_dropped++;
  3694. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3695. return -EBUSY;
  3696. }
  3697. if (ctx == NULL)
  3698. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  3699. QDIO_MAX_BUFFERS_PER_Q;
  3700. else {
  3701. buffers_needed = qeth_eddp_check_buffers_for_context(queue,ctx);
  3702. if (buffers_needed < 0) {
  3703. card->stats.tx_dropped++;
  3704. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3705. return -EBUSY;
  3706. }
  3707. queue->next_buf_to_fill =
  3708. (queue->next_buf_to_fill + buffers_needed) %
  3709. QDIO_MAX_BUFFERS_PER_Q;
  3710. }
  3711. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3712. if (ctx == NULL) {
  3713. qeth_fill_buffer(queue, buffer, skb);
  3714. qeth_flush_buffers(queue, 0, index, 1);
  3715. } else {
  3716. flush_cnt = qeth_eddp_fill_buffer(queue, ctx, index);
  3717. WARN_ON(buffers_needed != flush_cnt);
  3718. qeth_flush_buffers(queue, 0, index, flush_cnt);
  3719. }
  3720. return 0;
  3721. }
  3722. static inline int
  3723. qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3724. struct sk_buff *skb, struct qeth_hdr *hdr,
  3725. int elements_needed, struct qeth_eddp_context *ctx)
  3726. {
  3727. struct qeth_qdio_out_buffer *buffer;
  3728. int start_index;
  3729. int flush_count = 0;
  3730. int do_pack = 0;
  3731. int tmp;
  3732. int rc = 0;
  3733. QETH_DBF_TEXT(trace, 6, "dosndpkt");
  3734. /* spin until we get the queue ... */
  3735. while (atomic_compare_and_swap(QETH_OUT_Q_UNLOCKED,
  3736. QETH_OUT_Q_LOCKED,
  3737. &queue->state));
  3738. start_index = queue->next_buf_to_fill;
  3739. buffer = &queue->bufs[queue->next_buf_to_fill];
  3740. /*
  3741. * check if buffer is empty to make sure that we do not 'overtake'
  3742. * ourselves and try to fill a buffer that is already primed
  3743. */
  3744. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY){
  3745. card->stats.tx_dropped++;
  3746. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3747. return -EBUSY;
  3748. }
  3749. /* check if we need to switch packing state of this queue */
  3750. qeth_switch_to_packing_if_needed(queue);
  3751. if (queue->do_pack){
  3752. do_pack = 1;
  3753. if (ctx == NULL) {
  3754. /* does packet fit in current buffer? */
  3755. if((QETH_MAX_BUFFER_ELEMENTS(card) -
  3756. buffer->next_element_to_fill) < elements_needed){
  3757. /* ... no -> set state PRIMED */
  3758. atomic_set(&buffer->state,QETH_QDIO_BUF_PRIMED);
  3759. flush_count++;
  3760. queue->next_buf_to_fill =
  3761. (queue->next_buf_to_fill + 1) %
  3762. QDIO_MAX_BUFFERS_PER_Q;
  3763. buffer = &queue->bufs[queue->next_buf_to_fill];
  3764. /* we did a step forward, so check buffer state
  3765. * again */
  3766. if (atomic_read(&buffer->state) !=
  3767. QETH_QDIO_BUF_EMPTY){
  3768. card->stats.tx_dropped++;
  3769. qeth_flush_buffers(queue, 0, start_index, flush_count);
  3770. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3771. return -EBUSY;
  3772. }
  3773. }
  3774. } else {
  3775. /* check if we have enough elements (including following
  3776. * free buffers) to handle eddp context */
  3777. if (qeth_eddp_check_buffers_for_context(queue,ctx) < 0){
  3778. printk("eddp tx_dropped 1\n");
  3779. card->stats.tx_dropped++;
  3780. rc = -EBUSY;
  3781. goto out;
  3782. }
  3783. }
  3784. }
  3785. if (ctx == NULL)
  3786. tmp = qeth_fill_buffer(queue, buffer, skb);
  3787. else {
  3788. tmp = qeth_eddp_fill_buffer(queue,ctx,queue->next_buf_to_fill);
  3789. if (tmp < 0) {
  3790. printk("eddp tx_dropped 2\n");
  3791. card->stats.tx_dropped++;
  3792. rc = - EBUSY;
  3793. goto out;
  3794. }
  3795. }
  3796. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  3797. QDIO_MAX_BUFFERS_PER_Q;
  3798. flush_count += tmp;
  3799. out:
  3800. if (flush_count)
  3801. qeth_flush_buffers(queue, 0, start_index, flush_count);
  3802. /*
  3803. * queue->state will go from LOCKED -> UNLOCKED or from
  3804. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  3805. * (switch packing state or flush buffer to get another pci flag out).
  3806. * In that case we will enter this loop
  3807. */
  3808. while (atomic_dec_return(&queue->state)){
  3809. flush_count = 0;
  3810. start_index = queue->next_buf_to_fill;
  3811. /* check if we can go back to non-packing state */
  3812. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  3813. /*
  3814. * check if we need to flush a packing buffer to get a pci
  3815. * flag out on the queue
  3816. */
  3817. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  3818. flush_count += qeth_flush_buffers_on_no_pci(queue);
  3819. if (flush_count)
  3820. qeth_flush_buffers(queue, 0, start_index, flush_count);
  3821. }
  3822. /* at this point the queue is UNLOCKED again */
  3823. #ifdef CONFIG_QETH_PERF_STATS
  3824. if (do_pack)
  3825. queue->card->perf_stats.bufs_sent_pack += flush_count;
  3826. #endif /* CONFIG_QETH_PERF_STATS */
  3827. return rc;
  3828. }
  3829. static inline int
  3830. qeth_get_elements_no(struct qeth_card *card, void *hdr,
  3831. struct sk_buff *skb, int elems)
  3832. {
  3833. int elements_needed = 0;
  3834. if (skb_shinfo(skb)->nr_frags > 0) {
  3835. elements_needed = (skb_shinfo(skb)->nr_frags + 1);
  3836. }
  3837. if (elements_needed == 0 )
  3838. elements_needed = 1 + (((((unsigned long) hdr) % PAGE_SIZE)
  3839. + skb->len) >> PAGE_SHIFT);
  3840. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)){
  3841. PRINT_ERR("qeth_do_send_packet: invalid size of "
  3842. "IP packet (Number=%d / Length=%d). Discarded.\n",
  3843. (elements_needed+elems), skb->len);
  3844. return 0;
  3845. }
  3846. return elements_needed;
  3847. }
  3848. static inline int
  3849. qeth_send_packet(struct qeth_card *card, struct sk_buff *skb)
  3850. {
  3851. int ipv = 0;
  3852. int cast_type;
  3853. struct qeth_qdio_out_q *queue;
  3854. struct qeth_hdr *hdr = NULL;
  3855. int elements_needed = 0;
  3856. enum qeth_large_send_types large_send = QETH_LARGE_SEND_NO;
  3857. struct qeth_eddp_context *ctx = NULL;
  3858. int rc;
  3859. QETH_DBF_TEXT(trace, 6, "sendpkt");
  3860. if (!card->options.layer2) {
  3861. ipv = qeth_get_ip_version(skb);
  3862. if ((card->dev->hard_header == qeth_fake_header) && ipv) {
  3863. if ((skb = qeth_pskb_unshare(skb,GFP_ATOMIC)) == NULL) {
  3864. card->stats.tx_dropped++;
  3865. dev_kfree_skb_irq(skb);
  3866. return 0;
  3867. }
  3868. if(card->dev->type == ARPHRD_IEEE802_TR){
  3869. skb_pull(skb, QETH_FAKE_LL_LEN_TR);
  3870. } else {
  3871. skb_pull(skb, QETH_FAKE_LL_LEN_ETH);
  3872. }
  3873. }
  3874. }
  3875. cast_type = qeth_get_cast_type(card, skb);
  3876. if ((cast_type == RTN_BROADCAST) && (card->info.broadcast_capable == 0)){
  3877. card->stats.tx_dropped++;
  3878. card->stats.tx_errors++;
  3879. dev_kfree_skb_any(skb);
  3880. return NETDEV_TX_OK;
  3881. }
  3882. queue = card->qdio.out_qs
  3883. [qeth_get_priority_queue(card, skb, ipv, cast_type)];
  3884. if (skb_shinfo(skb)->tso_size)
  3885. large_send = card->options.large_send;
  3886. /*are we able to do TSO ? If so ,prepare and send it from here */
  3887. if ((large_send == QETH_LARGE_SEND_TSO) &&
  3888. (cast_type == RTN_UNSPEC)) {
  3889. rc = qeth_tso_prepare_packet(card, skb, ipv, cast_type);
  3890. if (rc) {
  3891. card->stats.tx_dropped++;
  3892. card->stats.tx_errors++;
  3893. dev_kfree_skb_any(skb);
  3894. return NETDEV_TX_OK;
  3895. }
  3896. elements_needed++;
  3897. } else {
  3898. if ((rc = qeth_prepare_skb(card, &skb, &hdr, ipv))) {
  3899. QETH_DBF_TEXT_(trace, 4, "pskbe%d", rc);
  3900. return rc;
  3901. }
  3902. qeth_fill_header(card, hdr, skb, ipv, cast_type);
  3903. }
  3904. if (large_send == QETH_LARGE_SEND_EDDP) {
  3905. ctx = qeth_eddp_create_context(card, skb, hdr);
  3906. if (ctx == NULL) {
  3907. PRINT_WARN("could not create eddp context\n");
  3908. return -EINVAL;
  3909. }
  3910. } else {
  3911. int elems = qeth_get_elements_no(card,(void*) hdr, skb,
  3912. elements_needed);
  3913. if (!elems)
  3914. return -EINVAL;
  3915. elements_needed += elems;
  3916. }
  3917. if (card->info.type != QETH_CARD_TYPE_IQD)
  3918. rc = qeth_do_send_packet(card, queue, skb, hdr,
  3919. elements_needed, ctx);
  3920. else
  3921. rc = qeth_do_send_packet_fast(card, queue, skb, hdr,
  3922. elements_needed, ctx);
  3923. if (!rc){
  3924. card->stats.tx_packets++;
  3925. card->stats.tx_bytes += skb->len;
  3926. #ifdef CONFIG_QETH_PERF_STATS
  3927. if (skb_shinfo(skb)->tso_size &&
  3928. !(large_send == QETH_LARGE_SEND_NO)) {
  3929. card->perf_stats.large_send_bytes += skb->len;
  3930. card->perf_stats.large_send_cnt++;
  3931. }
  3932. if (skb_shinfo(skb)->nr_frags > 0){
  3933. card->perf_stats.sg_skbs_sent++;
  3934. /* nr_frags + skb->data */
  3935. card->perf_stats.sg_frags_sent +=
  3936. skb_shinfo(skb)->nr_frags + 1;
  3937. }
  3938. #endif /* CONFIG_QETH_PERF_STATS */
  3939. }
  3940. if (ctx != NULL) {
  3941. /* drop creator's reference */
  3942. qeth_eddp_put_context(ctx);
  3943. /* free skb; it's not referenced by a buffer */
  3944. if (rc == 0)
  3945. dev_kfree_skb_any(skb);
  3946. }
  3947. return rc;
  3948. }
  3949. static int
  3950. qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  3951. {
  3952. struct qeth_card *card = (struct qeth_card *) dev->priv;
  3953. int rc = 0;
  3954. switch(regnum){
  3955. case MII_BMCR: /* Basic mode control register */
  3956. rc = BMCR_FULLDPLX;
  3957. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH)&&
  3958. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  3959. rc |= BMCR_SPEED100;
  3960. break;
  3961. case MII_BMSR: /* Basic mode status register */
  3962. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  3963. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  3964. BMSR_100BASE4;
  3965. break;
  3966. case MII_PHYSID1: /* PHYS ID 1 */
  3967. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  3968. dev->dev_addr[2];
  3969. rc = (rc >> 5) & 0xFFFF;
  3970. break;
  3971. case MII_PHYSID2: /* PHYS ID 2 */
  3972. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  3973. break;
  3974. case MII_ADVERTISE: /* Advertisement control reg */
  3975. rc = ADVERTISE_ALL;
  3976. break;
  3977. case MII_LPA: /* Link partner ability reg */
  3978. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  3979. LPA_100BASE4 | LPA_LPACK;
  3980. break;
  3981. case MII_EXPANSION: /* Expansion register */
  3982. break;
  3983. case MII_DCOUNTER: /* disconnect counter */
  3984. break;
  3985. case MII_FCSCOUNTER: /* false carrier counter */
  3986. break;
  3987. case MII_NWAYTEST: /* N-way auto-neg test register */
  3988. break;
  3989. case MII_RERRCOUNTER: /* rx error counter */
  3990. rc = card->stats.rx_errors;
  3991. break;
  3992. case MII_SREVISION: /* silicon revision */
  3993. break;
  3994. case MII_RESV1: /* reserved 1 */
  3995. break;
  3996. case MII_LBRERROR: /* loopback, rx, bypass error */
  3997. break;
  3998. case MII_PHYADDR: /* physical address */
  3999. break;
  4000. case MII_RESV2: /* reserved 2 */
  4001. break;
  4002. case MII_TPISTATUS: /* TPI status for 10mbps */
  4003. break;
  4004. case MII_NCONFIG: /* network interface config */
  4005. break;
  4006. default:
  4007. rc = 0;
  4008. break;
  4009. }
  4010. return rc;
  4011. }
  4012. static void
  4013. qeth_mdio_write(struct net_device *dev, int phy_id, int regnum, int value)
  4014. {
  4015. switch(regnum){
  4016. case MII_BMCR: /* Basic mode control register */
  4017. case MII_BMSR: /* Basic mode status register */
  4018. case MII_PHYSID1: /* PHYS ID 1 */
  4019. case MII_PHYSID2: /* PHYS ID 2 */
  4020. case MII_ADVERTISE: /* Advertisement control reg */
  4021. case MII_LPA: /* Link partner ability reg */
  4022. case MII_EXPANSION: /* Expansion register */
  4023. case MII_DCOUNTER: /* disconnect counter */
  4024. case MII_FCSCOUNTER: /* false carrier counter */
  4025. case MII_NWAYTEST: /* N-way auto-neg test register */
  4026. case MII_RERRCOUNTER: /* rx error counter */
  4027. case MII_SREVISION: /* silicon revision */
  4028. case MII_RESV1: /* reserved 1 */
  4029. case MII_LBRERROR: /* loopback, rx, bypass error */
  4030. case MII_PHYADDR: /* physical address */
  4031. case MII_RESV2: /* reserved 2 */
  4032. case MII_TPISTATUS: /* TPI status for 10mbps */
  4033. case MII_NCONFIG: /* network interface config */
  4034. default:
  4035. break;
  4036. }
  4037. }
  4038. static inline const char *
  4039. qeth_arp_get_error_cause(int *rc)
  4040. {
  4041. switch (*rc) {
  4042. case QETH_IPA_ARP_RC_FAILED:
  4043. *rc = -EIO;
  4044. return "operation failed";
  4045. case QETH_IPA_ARP_RC_NOTSUPP:
  4046. *rc = -EOPNOTSUPP;
  4047. return "operation not supported";
  4048. case QETH_IPA_ARP_RC_OUT_OF_RANGE:
  4049. *rc = -EINVAL;
  4050. return "argument out of range";
  4051. case QETH_IPA_ARP_RC_Q_NOTSUPP:
  4052. *rc = -EOPNOTSUPP;
  4053. return "query operation not supported";
  4054. case QETH_IPA_ARP_RC_Q_NO_DATA:
  4055. *rc = -ENOENT;
  4056. return "no query data available";
  4057. default:
  4058. return "unknown error";
  4059. }
  4060. }
  4061. static int
  4062. qeth_send_simple_setassparms(struct qeth_card *, enum qeth_ipa_funcs,
  4063. __u16, long);
  4064. static int
  4065. qeth_arp_set_no_entries(struct qeth_card *card, int no_entries)
  4066. {
  4067. int tmp;
  4068. int rc;
  4069. QETH_DBF_TEXT(trace,3,"arpstnoe");
  4070. /*
  4071. * currently GuestLAN only supports the ARP assist function
  4072. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_SET_NO_ENTRIES;
  4073. * thus we say EOPNOTSUPP for this ARP function
  4074. */
  4075. if (card->info.guestlan)
  4076. return -EOPNOTSUPP;
  4077. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4078. PRINT_WARN("ARP processing not supported "
  4079. "on %s!\n", QETH_CARD_IFNAME(card));
  4080. return -EOPNOTSUPP;
  4081. }
  4082. rc = qeth_send_simple_setassparms(card, IPA_ARP_PROCESSING,
  4083. IPA_CMD_ASS_ARP_SET_NO_ENTRIES,
  4084. no_entries);
  4085. if (rc) {
  4086. tmp = rc;
  4087. PRINT_WARN("Could not set number of ARP entries on %s: "
  4088. "%s (0x%x/%d)\n",
  4089. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4090. tmp, tmp);
  4091. }
  4092. return rc;
  4093. }
  4094. static inline void
  4095. qeth_copy_arp_entries_stripped(struct qeth_arp_query_info *qinfo,
  4096. struct qeth_arp_query_data *qdata,
  4097. int entry_size, int uentry_size)
  4098. {
  4099. char *entry_ptr;
  4100. char *uentry_ptr;
  4101. int i;
  4102. entry_ptr = (char *)&qdata->data;
  4103. uentry_ptr = (char *)(qinfo->udata + qinfo->udata_offset);
  4104. for (i = 0; i < qdata->no_entries; ++i){
  4105. /* strip off 32 bytes "media specific information" */
  4106. memcpy(uentry_ptr, (entry_ptr + 32), entry_size - 32);
  4107. entry_ptr += entry_size;
  4108. uentry_ptr += uentry_size;
  4109. }
  4110. }
  4111. static int
  4112. qeth_arp_query_cb(struct qeth_card *card, struct qeth_reply *reply,
  4113. unsigned long data)
  4114. {
  4115. struct qeth_ipa_cmd *cmd;
  4116. struct qeth_arp_query_data *qdata;
  4117. struct qeth_arp_query_info *qinfo;
  4118. int entry_size;
  4119. int uentry_size;
  4120. int i;
  4121. QETH_DBF_TEXT(trace,4,"arpquecb");
  4122. qinfo = (struct qeth_arp_query_info *) reply->param;
  4123. cmd = (struct qeth_ipa_cmd *) data;
  4124. if (cmd->hdr.return_code) {
  4125. QETH_DBF_TEXT_(trace,4,"qaer1%i", cmd->hdr.return_code);
  4126. return 0;
  4127. }
  4128. if (cmd->data.setassparms.hdr.return_code) {
  4129. cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
  4130. QETH_DBF_TEXT_(trace,4,"qaer2%i", cmd->hdr.return_code);
  4131. return 0;
  4132. }
  4133. qdata = &cmd->data.setassparms.data.query_arp;
  4134. switch(qdata->reply_bits){
  4135. case 5:
  4136. uentry_size = entry_size = sizeof(struct qeth_arp_qi_entry5);
  4137. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4138. uentry_size = sizeof(struct qeth_arp_qi_entry5_short);
  4139. break;
  4140. case 7:
  4141. /* fall through to default */
  4142. default:
  4143. /* tr is the same as eth -> entry7 */
  4144. uentry_size = entry_size = sizeof(struct qeth_arp_qi_entry7);
  4145. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4146. uentry_size = sizeof(struct qeth_arp_qi_entry7_short);
  4147. break;
  4148. }
  4149. /* check if there is enough room in userspace */
  4150. if ((qinfo->udata_len - qinfo->udata_offset) <
  4151. qdata->no_entries * uentry_size){
  4152. QETH_DBF_TEXT_(trace, 4, "qaer3%i", -ENOMEM);
  4153. cmd->hdr.return_code = -ENOMEM;
  4154. PRINT_WARN("query ARP user space buffer is too small for "
  4155. "the returned number of ARP entries. "
  4156. "Aborting query!\n");
  4157. goto out_error;
  4158. }
  4159. QETH_DBF_TEXT_(trace, 4, "anore%i",
  4160. cmd->data.setassparms.hdr.number_of_replies);
  4161. QETH_DBF_TEXT_(trace, 4, "aseqn%i", cmd->data.setassparms.hdr.seq_no);
  4162. QETH_DBF_TEXT_(trace, 4, "anoen%i", qdata->no_entries);
  4163. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES) {
  4164. /* strip off "media specific information" */
  4165. qeth_copy_arp_entries_stripped(qinfo, qdata, entry_size,
  4166. uentry_size);
  4167. } else
  4168. /*copy entries to user buffer*/
  4169. memcpy(qinfo->udata + qinfo->udata_offset,
  4170. (char *)&qdata->data, qdata->no_entries*uentry_size);
  4171. qinfo->no_entries += qdata->no_entries;
  4172. qinfo->udata_offset += (qdata->no_entries*uentry_size);
  4173. /* check if all replies received ... */
  4174. if (cmd->data.setassparms.hdr.seq_no <
  4175. cmd->data.setassparms.hdr.number_of_replies)
  4176. return 1;
  4177. memcpy(qinfo->udata, &qinfo->no_entries, 4);
  4178. /* keep STRIP_ENTRIES flag so the user program can distinguish
  4179. * stripped entries from normal ones */
  4180. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4181. qdata->reply_bits |= QETH_QARP_STRIP_ENTRIES;
  4182. memcpy(qinfo->udata + QETH_QARP_MASK_OFFSET,&qdata->reply_bits,2);
  4183. return 0;
  4184. out_error:
  4185. i = 0;
  4186. memcpy(qinfo->udata, &i, 4);
  4187. return 0;
  4188. }
  4189. static int
  4190. qeth_send_ipa_arp_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  4191. int len, int (*reply_cb)(struct qeth_card *,
  4192. struct qeth_reply *,
  4193. unsigned long),
  4194. void *reply_param)
  4195. {
  4196. QETH_DBF_TEXT(trace,4,"sendarp");
  4197. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  4198. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  4199. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  4200. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  4201. reply_cb, reply_param);
  4202. }
  4203. static int
  4204. qeth_send_ipa_snmp_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  4205. int len, int (*reply_cb)(struct qeth_card *,
  4206. struct qeth_reply *,
  4207. unsigned long),
  4208. void *reply_param)
  4209. {
  4210. u16 s1, s2;
  4211. QETH_DBF_TEXT(trace,4,"sendsnmp");
  4212. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  4213. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  4214. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  4215. /* adjust PDU length fields in IPA_PDU_HEADER */
  4216. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  4217. s2 = (u32) len;
  4218. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  4219. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  4220. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  4221. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  4222. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  4223. reply_cb, reply_param);
  4224. }
  4225. static struct qeth_cmd_buffer *
  4226. qeth_get_setassparms_cmd(struct qeth_card *, enum qeth_ipa_funcs,
  4227. __u16, __u16, enum qeth_prot_versions);
  4228. static int
  4229. qeth_arp_query(struct qeth_card *card, char *udata)
  4230. {
  4231. struct qeth_cmd_buffer *iob;
  4232. struct qeth_arp_query_info qinfo = {0, };
  4233. int tmp;
  4234. int rc;
  4235. QETH_DBF_TEXT(trace,3,"arpquery");
  4236. if (!qeth_is_supported(card,/*IPA_QUERY_ARP_ADDR_INFO*/
  4237. IPA_ARP_PROCESSING)) {
  4238. PRINT_WARN("ARP processing not supported "
  4239. "on %s!\n", QETH_CARD_IFNAME(card));
  4240. return -EOPNOTSUPP;
  4241. }
  4242. /* get size of userspace buffer and mask_bits -> 6 bytes */
  4243. if (copy_from_user(&qinfo, udata, 6))
  4244. return -EFAULT;
  4245. if (!(qinfo.udata = kmalloc(qinfo.udata_len, GFP_KERNEL)))
  4246. return -ENOMEM;
  4247. memset(qinfo.udata, 0, qinfo.udata_len);
  4248. qinfo.udata_offset = QETH_QARP_ENTRIES_OFFSET;
  4249. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4250. IPA_CMD_ASS_ARP_QUERY_INFO,
  4251. sizeof(int),QETH_PROT_IPV4);
  4252. rc = qeth_send_ipa_arp_cmd(card, iob,
  4253. QETH_SETASS_BASE_LEN+QETH_ARP_CMD_LEN,
  4254. qeth_arp_query_cb, (void *)&qinfo);
  4255. if (rc) {
  4256. tmp = rc;
  4257. PRINT_WARN("Error while querying ARP cache on %s: %s "
  4258. "(0x%x/%d)\n",
  4259. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4260. tmp, tmp);
  4261. copy_to_user(udata, qinfo.udata, 4);
  4262. } else {
  4263. copy_to_user(udata, qinfo.udata, qinfo.udata_len);
  4264. }
  4265. kfree(qinfo.udata);
  4266. return rc;
  4267. }
  4268. /**
  4269. * SNMP command callback
  4270. */
  4271. static int
  4272. qeth_snmp_command_cb(struct qeth_card *card, struct qeth_reply *reply,
  4273. unsigned long sdata)
  4274. {
  4275. struct qeth_ipa_cmd *cmd;
  4276. struct qeth_arp_query_info *qinfo;
  4277. struct qeth_snmp_cmd *snmp;
  4278. unsigned char *data;
  4279. __u16 data_len;
  4280. QETH_DBF_TEXT(trace,3,"snpcmdcb");
  4281. cmd = (struct qeth_ipa_cmd *) sdata;
  4282. data = (unsigned char *)((char *)cmd - reply->offset);
  4283. qinfo = (struct qeth_arp_query_info *) reply->param;
  4284. snmp = &cmd->data.setadapterparms.data.snmp;
  4285. if (cmd->hdr.return_code) {
  4286. QETH_DBF_TEXT_(trace,4,"scer1%i", cmd->hdr.return_code);
  4287. return 0;
  4288. }
  4289. if (cmd->data.setadapterparms.hdr.return_code) {
  4290. cmd->hdr.return_code = cmd->data.setadapterparms.hdr.return_code;
  4291. QETH_DBF_TEXT_(trace,4,"scer2%i", cmd->hdr.return_code);
  4292. return 0;
  4293. }
  4294. data_len = *((__u16*)QETH_IPA_PDU_LEN_PDU1(data));
  4295. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  4296. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  4297. else
  4298. data_len -= (__u16)((char*)&snmp->request - (char *)cmd);
  4299. /* check if there is enough room in userspace */
  4300. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  4301. QETH_DBF_TEXT_(trace, 4, "scer3%i", -ENOMEM);
  4302. cmd->hdr.return_code = -ENOMEM;
  4303. return 0;
  4304. }
  4305. QETH_DBF_TEXT_(trace, 4, "snore%i",
  4306. cmd->data.setadapterparms.hdr.used_total);
  4307. QETH_DBF_TEXT_(trace, 4, "sseqn%i", cmd->data.setadapterparms.hdr.seq_no);
  4308. /*copy entries to user buffer*/
  4309. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  4310. memcpy(qinfo->udata + qinfo->udata_offset,
  4311. (char *)snmp,
  4312. data_len + offsetof(struct qeth_snmp_cmd,data));
  4313. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  4314. } else {
  4315. memcpy(qinfo->udata + qinfo->udata_offset,
  4316. (char *)&snmp->request, data_len);
  4317. }
  4318. qinfo->udata_offset += data_len;
  4319. /* check if all replies received ... */
  4320. QETH_DBF_TEXT_(trace, 4, "srtot%i",
  4321. cmd->data.setadapterparms.hdr.used_total);
  4322. QETH_DBF_TEXT_(trace, 4, "srseq%i",
  4323. cmd->data.setadapterparms.hdr.seq_no);
  4324. if (cmd->data.setadapterparms.hdr.seq_no <
  4325. cmd->data.setadapterparms.hdr.used_total)
  4326. return 1;
  4327. return 0;
  4328. }
  4329. static struct qeth_cmd_buffer *
  4330. qeth_get_ipacmd_buffer(struct qeth_card *, enum qeth_ipa_cmds,
  4331. enum qeth_prot_versions );
  4332. static struct qeth_cmd_buffer *
  4333. qeth_get_adapter_cmd(struct qeth_card *card, __u32 command, __u32 cmdlen)
  4334. {
  4335. struct qeth_cmd_buffer *iob;
  4336. struct qeth_ipa_cmd *cmd;
  4337. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_SETADAPTERPARMS,
  4338. QETH_PROT_IPV4);
  4339. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4340. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  4341. cmd->data.setadapterparms.hdr.command_code = command;
  4342. cmd->data.setadapterparms.hdr.used_total = 1;
  4343. cmd->data.setadapterparms.hdr.seq_no = 1;
  4344. return iob;
  4345. }
  4346. /**
  4347. * function to send SNMP commands to OSA-E card
  4348. */
  4349. static int
  4350. qeth_snmp_command(struct qeth_card *card, char *udata)
  4351. {
  4352. struct qeth_cmd_buffer *iob;
  4353. struct qeth_ipa_cmd *cmd;
  4354. struct qeth_snmp_ureq *ureq;
  4355. int req_len;
  4356. struct qeth_arp_query_info qinfo = {0, };
  4357. int rc = 0;
  4358. QETH_DBF_TEXT(trace,3,"snmpcmd");
  4359. if (card->info.guestlan)
  4360. return -EOPNOTSUPP;
  4361. if ((!qeth_adp_supported(card,IPA_SETADP_SET_SNMP_CONTROL)) &&
  4362. (!card->options.layer2) ) {
  4363. PRINT_WARN("SNMP Query MIBS not supported "
  4364. "on %s!\n", QETH_CARD_IFNAME(card));
  4365. return -EOPNOTSUPP;
  4366. }
  4367. /* skip 4 bytes (data_len struct member) to get req_len */
  4368. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  4369. return -EFAULT;
  4370. ureq = kmalloc(req_len+sizeof(struct qeth_snmp_ureq_hdr), GFP_KERNEL);
  4371. if (!ureq) {
  4372. QETH_DBF_TEXT(trace, 2, "snmpnome");
  4373. return -ENOMEM;
  4374. }
  4375. if (copy_from_user(ureq, udata,
  4376. req_len+sizeof(struct qeth_snmp_ureq_hdr))){
  4377. kfree(ureq);
  4378. return -EFAULT;
  4379. }
  4380. qinfo.udata_len = ureq->hdr.data_len;
  4381. if (!(qinfo.udata = kmalloc(qinfo.udata_len, GFP_KERNEL))){
  4382. kfree(ureq);
  4383. return -ENOMEM;
  4384. }
  4385. memset(qinfo.udata, 0, qinfo.udata_len);
  4386. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  4387. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  4388. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  4389. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4390. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  4391. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  4392. qeth_snmp_command_cb, (void *)&qinfo);
  4393. if (rc)
  4394. PRINT_WARN("SNMP command failed on %s: (0x%x)\n",
  4395. QETH_CARD_IFNAME(card), rc);
  4396. else
  4397. copy_to_user(udata, qinfo.udata, qinfo.udata_len);
  4398. kfree(ureq);
  4399. kfree(qinfo.udata);
  4400. return rc;
  4401. }
  4402. static int
  4403. qeth_default_setassparms_cb(struct qeth_card *, struct qeth_reply *,
  4404. unsigned long);
  4405. static int
  4406. qeth_send_setassparms(struct qeth_card *, struct qeth_cmd_buffer *,
  4407. __u16, long,
  4408. int (*reply_cb)
  4409. (struct qeth_card *, struct qeth_reply *, unsigned long),
  4410. void *reply_param);
  4411. static int
  4412. qeth_arp_add_entry(struct qeth_card *card, struct qeth_arp_cache_entry *entry)
  4413. {
  4414. struct qeth_cmd_buffer *iob;
  4415. char buf[16];
  4416. int tmp;
  4417. int rc;
  4418. QETH_DBF_TEXT(trace,3,"arpadent");
  4419. /*
  4420. * currently GuestLAN only supports the ARP assist function
  4421. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_ADD_ENTRY;
  4422. * thus we say EOPNOTSUPP for this ARP function
  4423. */
  4424. if (card->info.guestlan)
  4425. return -EOPNOTSUPP;
  4426. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4427. PRINT_WARN("ARP processing not supported "
  4428. "on %s!\n", QETH_CARD_IFNAME(card));
  4429. return -EOPNOTSUPP;
  4430. }
  4431. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4432. IPA_CMD_ASS_ARP_ADD_ENTRY,
  4433. sizeof(struct qeth_arp_cache_entry),
  4434. QETH_PROT_IPV4);
  4435. rc = qeth_send_setassparms(card, iob,
  4436. sizeof(struct qeth_arp_cache_entry),
  4437. (unsigned long) entry,
  4438. qeth_default_setassparms_cb, NULL);
  4439. if (rc) {
  4440. tmp = rc;
  4441. qeth_ipaddr4_to_string((u8 *)entry->ipaddr, buf);
  4442. PRINT_WARN("Could not add ARP entry for address %s on %s: "
  4443. "%s (0x%x/%d)\n",
  4444. buf, QETH_CARD_IFNAME(card),
  4445. qeth_arp_get_error_cause(&rc), tmp, tmp);
  4446. }
  4447. return rc;
  4448. }
  4449. static int
  4450. qeth_arp_remove_entry(struct qeth_card *card, struct qeth_arp_cache_entry *entry)
  4451. {
  4452. struct qeth_cmd_buffer *iob;
  4453. char buf[16] = {0, };
  4454. int tmp;
  4455. int rc;
  4456. QETH_DBF_TEXT(trace,3,"arprment");
  4457. /*
  4458. * currently GuestLAN only supports the ARP assist function
  4459. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_REMOVE_ENTRY;
  4460. * thus we say EOPNOTSUPP for this ARP function
  4461. */
  4462. if (card->info.guestlan)
  4463. return -EOPNOTSUPP;
  4464. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4465. PRINT_WARN("ARP processing not supported "
  4466. "on %s!\n", QETH_CARD_IFNAME(card));
  4467. return -EOPNOTSUPP;
  4468. }
  4469. memcpy(buf, entry, 12);
  4470. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4471. IPA_CMD_ASS_ARP_REMOVE_ENTRY,
  4472. 12,
  4473. QETH_PROT_IPV4);
  4474. rc = qeth_send_setassparms(card, iob,
  4475. 12, (unsigned long)buf,
  4476. qeth_default_setassparms_cb, NULL);
  4477. if (rc) {
  4478. tmp = rc;
  4479. memset(buf, 0, 16);
  4480. qeth_ipaddr4_to_string((u8 *)entry->ipaddr, buf);
  4481. PRINT_WARN("Could not delete ARP entry for address %s on %s: "
  4482. "%s (0x%x/%d)\n",
  4483. buf, QETH_CARD_IFNAME(card),
  4484. qeth_arp_get_error_cause(&rc), tmp, tmp);
  4485. }
  4486. return rc;
  4487. }
  4488. static int
  4489. qeth_arp_flush_cache(struct qeth_card *card)
  4490. {
  4491. int rc;
  4492. int tmp;
  4493. QETH_DBF_TEXT(trace,3,"arpflush");
  4494. /*
  4495. * currently GuestLAN only supports the ARP assist function
  4496. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_FLUSH_CACHE;
  4497. * thus we say EOPNOTSUPP for this ARP function
  4498. */
  4499. if (card->info.guestlan || (card->info.type == QETH_CARD_TYPE_IQD))
  4500. return -EOPNOTSUPP;
  4501. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4502. PRINT_WARN("ARP processing not supported "
  4503. "on %s!\n", QETH_CARD_IFNAME(card));
  4504. return -EOPNOTSUPP;
  4505. }
  4506. rc = qeth_send_simple_setassparms(card, IPA_ARP_PROCESSING,
  4507. IPA_CMD_ASS_ARP_FLUSH_CACHE, 0);
  4508. if (rc){
  4509. tmp = rc;
  4510. PRINT_WARN("Could not flush ARP cache on %s: %s (0x%x/%d)\n",
  4511. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4512. tmp, tmp);
  4513. }
  4514. return rc;
  4515. }
  4516. static int
  4517. qeth_do_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
  4518. {
  4519. struct qeth_card *card = (struct qeth_card *)dev->priv;
  4520. struct qeth_arp_cache_entry arp_entry;
  4521. struct mii_ioctl_data *mii_data;
  4522. int rc = 0;
  4523. if (!card)
  4524. return -ENODEV;
  4525. if ((card->state != CARD_STATE_UP) &&
  4526. (card->state != CARD_STATE_SOFTSETUP))
  4527. return -ENODEV;
  4528. switch (cmd){
  4529. case SIOC_QETH_ARP_SET_NO_ENTRIES:
  4530. if ( !capable(CAP_NET_ADMIN) ||
  4531. (card->options.layer2) ) {
  4532. rc = -EPERM;
  4533. break;
  4534. }
  4535. rc = qeth_arp_set_no_entries(card, rq->ifr_ifru.ifru_ivalue);
  4536. break;
  4537. case SIOC_QETH_ARP_QUERY_INFO:
  4538. if ( !capable(CAP_NET_ADMIN) ||
  4539. (card->options.layer2) ) {
  4540. rc = -EPERM;
  4541. break;
  4542. }
  4543. rc = qeth_arp_query(card, rq->ifr_ifru.ifru_data);
  4544. break;
  4545. case SIOC_QETH_ARP_ADD_ENTRY:
  4546. if ( !capable(CAP_NET_ADMIN) ||
  4547. (card->options.layer2) ) {
  4548. rc = -EPERM;
  4549. break;
  4550. }
  4551. if (copy_from_user(&arp_entry, rq->ifr_ifru.ifru_data,
  4552. sizeof(struct qeth_arp_cache_entry)))
  4553. rc = -EFAULT;
  4554. else
  4555. rc = qeth_arp_add_entry(card, &arp_entry);
  4556. break;
  4557. case SIOC_QETH_ARP_REMOVE_ENTRY:
  4558. if ( !capable(CAP_NET_ADMIN) ||
  4559. (card->options.layer2) ) {
  4560. rc = -EPERM;
  4561. break;
  4562. }
  4563. if (copy_from_user(&arp_entry, rq->ifr_ifru.ifru_data,
  4564. sizeof(struct qeth_arp_cache_entry)))
  4565. rc = -EFAULT;
  4566. else
  4567. rc = qeth_arp_remove_entry(card, &arp_entry);
  4568. break;
  4569. case SIOC_QETH_ARP_FLUSH_CACHE:
  4570. if ( !capable(CAP_NET_ADMIN) ||
  4571. (card->options.layer2) ) {
  4572. rc = -EPERM;
  4573. break;
  4574. }
  4575. rc = qeth_arp_flush_cache(card);
  4576. break;
  4577. case SIOC_QETH_ADP_SET_SNMP_CONTROL:
  4578. rc = qeth_snmp_command(card, rq->ifr_ifru.ifru_data);
  4579. break;
  4580. case SIOC_QETH_GET_CARD_TYPE:
  4581. if ((card->info.type == QETH_CARD_TYPE_OSAE) &&
  4582. !card->info.guestlan)
  4583. return 1;
  4584. return 0;
  4585. break;
  4586. case SIOCGMIIPHY:
  4587. mii_data = if_mii(rq);
  4588. mii_data->phy_id = 0;
  4589. break;
  4590. case SIOCGMIIREG:
  4591. mii_data = if_mii(rq);
  4592. if (mii_data->phy_id != 0)
  4593. rc = -EINVAL;
  4594. else
  4595. mii_data->val_out = qeth_mdio_read(dev,mii_data->phy_id,
  4596. mii_data->reg_num);
  4597. break;
  4598. case SIOCSMIIREG:
  4599. rc = -EOPNOTSUPP;
  4600. break;
  4601. /* TODO: remove return if qeth_mdio_write does something */
  4602. if (!capable(CAP_NET_ADMIN)){
  4603. rc = -EPERM;
  4604. break;
  4605. }
  4606. mii_data = if_mii(rq);
  4607. if (mii_data->phy_id != 0)
  4608. rc = -EINVAL;
  4609. else
  4610. qeth_mdio_write(dev, mii_data->phy_id, mii_data->reg_num,
  4611. mii_data->val_in);
  4612. break;
  4613. default:
  4614. rc = -EOPNOTSUPP;
  4615. }
  4616. if (rc)
  4617. QETH_DBF_TEXT_(trace, 2, "ioce%d", rc);
  4618. return rc;
  4619. }
  4620. static struct net_device_stats *
  4621. qeth_get_stats(struct net_device *dev)
  4622. {
  4623. struct qeth_card *card;
  4624. card = (struct qeth_card *) (dev->priv);
  4625. QETH_DBF_TEXT(trace,5,"getstat");
  4626. return &card->stats;
  4627. }
  4628. static int
  4629. qeth_change_mtu(struct net_device *dev, int new_mtu)
  4630. {
  4631. struct qeth_card *card;
  4632. char dbf_text[15];
  4633. card = (struct qeth_card *) (dev->priv);
  4634. QETH_DBF_TEXT(trace,4,"chgmtu");
  4635. sprintf(dbf_text, "%8x", new_mtu);
  4636. QETH_DBF_TEXT(trace,4,dbf_text);
  4637. if (new_mtu < 64)
  4638. return -EINVAL;
  4639. if (new_mtu > 65535)
  4640. return -EINVAL;
  4641. if ((!qeth_is_supported(card,IPA_IP_FRAGMENTATION)) &&
  4642. (!qeth_mtu_is_valid(card, new_mtu)))
  4643. return -EINVAL;
  4644. dev->mtu = new_mtu;
  4645. return 0;
  4646. }
  4647. #ifdef CONFIG_QETH_VLAN
  4648. static void
  4649. qeth_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
  4650. {
  4651. struct qeth_card *card;
  4652. unsigned long flags;
  4653. QETH_DBF_TEXT(trace,4,"vlanreg");
  4654. card = (struct qeth_card *) dev->priv;
  4655. spin_lock_irqsave(&card->vlanlock, flags);
  4656. card->vlangrp = grp;
  4657. spin_unlock_irqrestore(&card->vlanlock, flags);
  4658. }
  4659. static inline void
  4660. qeth_free_vlan_buffer(struct qeth_card *card, struct qeth_qdio_out_buffer *buf,
  4661. unsigned short vid)
  4662. {
  4663. int i;
  4664. struct sk_buff *skb;
  4665. struct sk_buff_head tmp_list;
  4666. skb_queue_head_init(&tmp_list);
  4667. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i){
  4668. while ((skb = skb_dequeue(&buf->skb_list))){
  4669. if (vlan_tx_tag_present(skb) &&
  4670. (vlan_tx_tag_get(skb) == vid)) {
  4671. atomic_dec(&skb->users);
  4672. dev_kfree_skb(skb);
  4673. } else
  4674. skb_queue_tail(&tmp_list, skb);
  4675. }
  4676. }
  4677. while ((skb = skb_dequeue(&tmp_list)))
  4678. skb_queue_tail(&buf->skb_list, skb);
  4679. }
  4680. static void
  4681. qeth_free_vlan_skbs(struct qeth_card *card, unsigned short vid)
  4682. {
  4683. int i, j;
  4684. QETH_DBF_TEXT(trace, 4, "frvlskbs");
  4685. for (i = 0; i < card->qdio.no_out_queues; ++i){
  4686. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  4687. qeth_free_vlan_buffer(card, &card->qdio.
  4688. out_qs[i]->bufs[j], vid);
  4689. }
  4690. }
  4691. static void
  4692. qeth_free_vlan_addresses4(struct qeth_card *card, unsigned short vid)
  4693. {
  4694. struct in_device *in_dev;
  4695. struct in_ifaddr *ifa;
  4696. struct qeth_ipaddr *addr;
  4697. QETH_DBF_TEXT(trace, 4, "frvaddr4");
  4698. if (!card->vlangrp)
  4699. return;
  4700. rcu_read_lock();
  4701. in_dev = __in_dev_get(card->vlangrp->vlan_devices[vid]);
  4702. if (!in_dev)
  4703. goto out;
  4704. for (ifa = in_dev->ifa_list; ifa; ifa = ifa->ifa_next) {
  4705. addr = qeth_get_addr_buffer(QETH_PROT_IPV4);
  4706. if (addr){
  4707. addr->u.a4.addr = ifa->ifa_address;
  4708. addr->u.a4.mask = ifa->ifa_mask;
  4709. addr->type = QETH_IP_TYPE_NORMAL;
  4710. if (!qeth_delete_ip(card, addr))
  4711. kfree(addr);
  4712. }
  4713. }
  4714. out:
  4715. rcu_read_unlock();
  4716. }
  4717. static void
  4718. qeth_free_vlan_addresses6(struct qeth_card *card, unsigned short vid)
  4719. {
  4720. #ifdef CONFIG_QETH_IPV6
  4721. struct inet6_dev *in6_dev;
  4722. struct inet6_ifaddr *ifa;
  4723. struct qeth_ipaddr *addr;
  4724. QETH_DBF_TEXT(trace, 4, "frvaddr6");
  4725. if (!card->vlangrp)
  4726. return;
  4727. in6_dev = in6_dev_get(card->vlangrp->vlan_devices[vid]);
  4728. if (!in6_dev)
  4729. return;
  4730. for (ifa = in6_dev->addr_list; ifa; ifa = ifa->lst_next){
  4731. addr = qeth_get_addr_buffer(QETH_PROT_IPV6);
  4732. if (addr){
  4733. memcpy(&addr->u.a6.addr, &ifa->addr,
  4734. sizeof(struct in6_addr));
  4735. addr->u.a6.pfxlen = ifa->prefix_len;
  4736. addr->type = QETH_IP_TYPE_NORMAL;
  4737. if (!qeth_delete_ip(card, addr))
  4738. kfree(addr);
  4739. }
  4740. }
  4741. in6_dev_put(in6_dev);
  4742. #endif /* CONFIG_QETH_IPV6 */
  4743. }
  4744. static void
  4745. qeth_layer2_send_setdelvlan(struct qeth_card *card, __u16 i,
  4746. enum qeth_ipa_cmds ipacmd)
  4747. {
  4748. int rc;
  4749. struct qeth_ipa_cmd *cmd;
  4750. struct qeth_cmd_buffer *iob;
  4751. QETH_DBF_TEXT_(trace, 4, "L2sdv%x",ipacmd);
  4752. iob = qeth_get_ipacmd_buffer(card, ipacmd, QETH_PROT_IPV4);
  4753. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4754. cmd->data.setdelvlan.vlan_id = i;
  4755. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  4756. if (rc) {
  4757. PRINT_ERR("Error in processing VLAN %i on %s: 0x%x. "
  4758. "Continuing\n",i, QETH_CARD_IFNAME(card), rc);
  4759. QETH_DBF_TEXT_(trace, 2, "L2VL%4x", ipacmd);
  4760. QETH_DBF_TEXT_(trace, 2, "L2%s", CARD_BUS_ID(card));
  4761. QETH_DBF_TEXT_(trace, 2, "err%d", rc);
  4762. }
  4763. }
  4764. static void
  4765. qeth_layer2_process_vlans(struct qeth_card *card, int clear)
  4766. {
  4767. unsigned short i;
  4768. QETH_DBF_TEXT(trace, 3, "L2prcvln");
  4769. if (!card->vlangrp)
  4770. return;
  4771. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  4772. if (card->vlangrp->vlan_devices[i] == NULL)
  4773. continue;
  4774. if (clear)
  4775. qeth_layer2_send_setdelvlan(card, i, IPA_CMD_DELVLAN);
  4776. else
  4777. qeth_layer2_send_setdelvlan(card, i, IPA_CMD_SETVLAN);
  4778. }
  4779. }
  4780. /*add_vid is layer 2 used only ....*/
  4781. static void
  4782. qeth_vlan_rx_add_vid(struct net_device *dev, unsigned short vid)
  4783. {
  4784. struct qeth_card *card;
  4785. QETH_DBF_TEXT_(trace, 4, "aid:%d", vid);
  4786. card = (struct qeth_card *) dev->priv;
  4787. if (!card->options.layer2)
  4788. return;
  4789. qeth_layer2_send_setdelvlan(card, vid, IPA_CMD_SETVLAN);
  4790. }
  4791. /*... kill_vid used for both modes*/
  4792. static void
  4793. qeth_vlan_rx_kill_vid(struct net_device *dev, unsigned short vid)
  4794. {
  4795. struct qeth_card *card;
  4796. unsigned long flags;
  4797. QETH_DBF_TEXT_(trace, 4, "kid:%d", vid);
  4798. card = (struct qeth_card *) dev->priv;
  4799. /* free all skbs for the vlan device */
  4800. qeth_free_vlan_skbs(card, vid);
  4801. spin_lock_irqsave(&card->vlanlock, flags);
  4802. /* unregister IP addresses of vlan device */
  4803. qeth_free_vlan_addresses4(card, vid);
  4804. qeth_free_vlan_addresses6(card, vid);
  4805. if (card->vlangrp)
  4806. card->vlangrp->vlan_devices[vid] = NULL;
  4807. spin_unlock_irqrestore(&card->vlanlock, flags);
  4808. if (card->options.layer2)
  4809. qeth_layer2_send_setdelvlan(card, vid, IPA_CMD_DELVLAN);
  4810. qeth_set_multicast_list(card->dev);
  4811. }
  4812. #endif
  4813. /**
  4814. * set multicast address on card
  4815. */
  4816. static void
  4817. qeth_set_multicast_list(struct net_device *dev)
  4818. {
  4819. struct qeth_card *card = (struct qeth_card *) dev->priv;
  4820. QETH_DBF_TEXT(trace,3,"setmulti");
  4821. qeth_delete_mc_addresses(card);
  4822. qeth_add_multicast_ipv4(card);
  4823. #ifdef CONFIG_QETH_IPV6
  4824. qeth_add_multicast_ipv6(card);
  4825. #endif
  4826. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  4827. schedule_work(&card->kernel_thread_starter);
  4828. }
  4829. static int
  4830. qeth_neigh_setup(struct net_device *dev, struct neigh_parms *np)
  4831. {
  4832. return 0;
  4833. }
  4834. static void
  4835. qeth_get_mac_for_ipm(__u32 ipm, char *mac, struct net_device *dev)
  4836. {
  4837. if (dev->type == ARPHRD_IEEE802_TR)
  4838. ip_tr_mc_map(ipm, mac);
  4839. else
  4840. ip_eth_mc_map(ipm, mac);
  4841. }
  4842. static struct qeth_ipaddr *
  4843. qeth_get_addr_buffer(enum qeth_prot_versions prot)
  4844. {
  4845. struct qeth_ipaddr *addr;
  4846. addr = kmalloc(sizeof(struct qeth_ipaddr), GFP_ATOMIC);
  4847. if (addr == NULL) {
  4848. PRINT_WARN("Not enough memory to add address\n");
  4849. return NULL;
  4850. }
  4851. memset(addr,0,sizeof(struct qeth_ipaddr));
  4852. addr->type = QETH_IP_TYPE_NORMAL;
  4853. addr->proto = prot;
  4854. return addr;
  4855. }
  4856. static void
  4857. qeth_delete_mc_addresses(struct qeth_card *card)
  4858. {
  4859. struct qeth_ipaddr *iptodo;
  4860. unsigned long flags;
  4861. QETH_DBF_TEXT(trace,4,"delmc");
  4862. iptodo = qeth_get_addr_buffer(QETH_PROT_IPV4);
  4863. if (!iptodo) {
  4864. QETH_DBF_TEXT(trace, 2, "dmcnomem");
  4865. return;
  4866. }
  4867. iptodo->type = QETH_IP_TYPE_DEL_ALL_MC;
  4868. spin_lock_irqsave(&card->ip_lock, flags);
  4869. if (!__qeth_insert_ip_todo(card, iptodo, 0))
  4870. kfree(iptodo);
  4871. spin_unlock_irqrestore(&card->ip_lock, flags);
  4872. }
  4873. static inline void
  4874. qeth_add_mc(struct qeth_card *card, struct in_device *in4_dev)
  4875. {
  4876. struct qeth_ipaddr *ipm;
  4877. struct ip_mc_list *im4;
  4878. char buf[MAX_ADDR_LEN];
  4879. QETH_DBF_TEXT(trace,4,"addmc");
  4880. for (im4 = in4_dev->mc_list; im4; im4 = im4->next) {
  4881. qeth_get_mac_for_ipm(im4->multiaddr, buf, in4_dev->dev);
  4882. ipm = qeth_get_addr_buffer(QETH_PROT_IPV4);
  4883. if (!ipm)
  4884. continue;
  4885. ipm->u.a4.addr = im4->multiaddr;
  4886. memcpy(ipm->mac,buf,OSA_ADDR_LEN);
  4887. ipm->is_multicast = 1;
  4888. if (!qeth_add_ip(card,ipm))
  4889. kfree(ipm);
  4890. }
  4891. }
  4892. static inline void
  4893. qeth_add_vlan_mc(struct qeth_card *card)
  4894. {
  4895. #ifdef CONFIG_QETH_VLAN
  4896. struct in_device *in_dev;
  4897. struct vlan_group *vg;
  4898. int i;
  4899. QETH_DBF_TEXT(trace,4,"addmcvl");
  4900. if ( ((card->options.layer2 == 0) &&
  4901. (!qeth_is_supported(card,IPA_FULL_VLAN))) ||
  4902. (card->vlangrp == NULL) )
  4903. return ;
  4904. vg = card->vlangrp;
  4905. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  4906. if (vg->vlan_devices[i] == NULL ||
  4907. !(vg->vlan_devices[i]->flags & IFF_UP))
  4908. continue;
  4909. in_dev = in_dev_get(vg->vlan_devices[i]);
  4910. if (!in_dev)
  4911. continue;
  4912. read_lock(&in_dev->mc_list_lock);
  4913. qeth_add_mc(card,in_dev);
  4914. read_unlock(&in_dev->mc_list_lock);
  4915. in_dev_put(in_dev);
  4916. }
  4917. #endif
  4918. }
  4919. static void
  4920. qeth_add_multicast_ipv4(struct qeth_card *card)
  4921. {
  4922. struct in_device *in4_dev;
  4923. QETH_DBF_TEXT(trace,4,"chkmcv4");
  4924. in4_dev = in_dev_get(card->dev);
  4925. if (in4_dev == NULL)
  4926. return;
  4927. read_lock(&in4_dev->mc_list_lock);
  4928. qeth_add_mc(card, in4_dev);
  4929. qeth_add_vlan_mc(card);
  4930. read_unlock(&in4_dev->mc_list_lock);
  4931. in_dev_put(in4_dev);
  4932. }
  4933. #ifdef CONFIG_QETH_IPV6
  4934. static inline void
  4935. qeth_add_mc6(struct qeth_card *card, struct inet6_dev *in6_dev)
  4936. {
  4937. struct qeth_ipaddr *ipm;
  4938. struct ifmcaddr6 *im6;
  4939. char buf[MAX_ADDR_LEN];
  4940. QETH_DBF_TEXT(trace,4,"addmc6");
  4941. for (im6 = in6_dev->mc_list; im6 != NULL; im6 = im6->next) {
  4942. ndisc_mc_map(&im6->mca_addr, buf, in6_dev->dev, 0);
  4943. ipm = qeth_get_addr_buffer(QETH_PROT_IPV6);
  4944. if (!ipm)
  4945. continue;
  4946. ipm->is_multicast = 1;
  4947. memcpy(ipm->mac,buf,OSA_ADDR_LEN);
  4948. memcpy(&ipm->u.a6.addr,&im6->mca_addr.s6_addr,
  4949. sizeof(struct in6_addr));
  4950. if (!qeth_add_ip(card,ipm))
  4951. kfree(ipm);
  4952. }
  4953. }
  4954. static inline void
  4955. qeth_add_vlan_mc6(struct qeth_card *card)
  4956. {
  4957. #ifdef CONFIG_QETH_VLAN
  4958. struct inet6_dev *in_dev;
  4959. struct vlan_group *vg;
  4960. int i;
  4961. QETH_DBF_TEXT(trace,4,"admc6vl");
  4962. if ( ((card->options.layer2 == 0) &&
  4963. (!qeth_is_supported(card,IPA_FULL_VLAN))) ||
  4964. (card->vlangrp == NULL))
  4965. return ;
  4966. vg = card->vlangrp;
  4967. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  4968. if (vg->vlan_devices[i] == NULL ||
  4969. !(vg->vlan_devices[i]->flags & IFF_UP))
  4970. continue;
  4971. in_dev = in6_dev_get(vg->vlan_devices[i]);
  4972. if (!in_dev)
  4973. continue;
  4974. read_lock(&in_dev->lock);
  4975. qeth_add_mc6(card,in_dev);
  4976. read_unlock(&in_dev->lock);
  4977. in6_dev_put(in_dev);
  4978. }
  4979. #endif /* CONFIG_QETH_VLAN */
  4980. }
  4981. static void
  4982. qeth_add_multicast_ipv6(struct qeth_card *card)
  4983. {
  4984. struct inet6_dev *in6_dev;
  4985. QETH_DBF_TEXT(trace,4,"chkmcv6");
  4986. if ((card->options.layer2 == 0) &&
  4987. (!qeth_is_supported(card, IPA_IPV6)) )
  4988. return ;
  4989. in6_dev = in6_dev_get(card->dev);
  4990. if (in6_dev == NULL)
  4991. return;
  4992. read_lock(&in6_dev->lock);
  4993. qeth_add_mc6(card, in6_dev);
  4994. qeth_add_vlan_mc6(card);
  4995. read_unlock(&in6_dev->lock);
  4996. in6_dev_put(in6_dev);
  4997. }
  4998. #endif /* CONFIG_QETH_IPV6 */
  4999. static int
  5000. qeth_layer2_send_setdelmac(struct qeth_card *card, __u8 *mac,
  5001. enum qeth_ipa_cmds ipacmd,
  5002. int (*reply_cb) (struct qeth_card *,
  5003. struct qeth_reply*,
  5004. unsigned long))
  5005. {
  5006. struct qeth_ipa_cmd *cmd;
  5007. struct qeth_cmd_buffer *iob;
  5008. QETH_DBF_TEXT(trace, 2, "L2sdmac");
  5009. iob = qeth_get_ipacmd_buffer(card, ipacmd, QETH_PROT_IPV4);
  5010. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5011. cmd->data.setdelmac.mac_length = OSA_ADDR_LEN;
  5012. memcpy(&cmd->data.setdelmac.mac, mac, OSA_ADDR_LEN);
  5013. return qeth_send_ipa_cmd(card, iob, reply_cb, NULL);
  5014. }
  5015. static int
  5016. qeth_layer2_send_setgroupmac_cb(struct qeth_card *card,
  5017. struct qeth_reply *reply,
  5018. unsigned long data)
  5019. {
  5020. struct qeth_ipa_cmd *cmd;
  5021. __u8 *mac;
  5022. QETH_DBF_TEXT(trace, 2, "L2Sgmacb");
  5023. cmd = (struct qeth_ipa_cmd *) data;
  5024. mac = &cmd->data.setdelmac.mac[0];
  5025. /* MAC already registered, needed in couple/uncouple case */
  5026. if (cmd->hdr.return_code == 0x2005) {
  5027. PRINT_WARN("Group MAC %02x:%02x:%02x:%02x:%02x:%02x " \
  5028. "already existing on %s \n",
  5029. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5030. QETH_CARD_IFNAME(card));
  5031. cmd->hdr.return_code = 0;
  5032. }
  5033. if (cmd->hdr.return_code)
  5034. PRINT_ERR("Could not set group MAC " \
  5035. "%02x:%02x:%02x:%02x:%02x:%02x on %s: %x\n",
  5036. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5037. QETH_CARD_IFNAME(card),cmd->hdr.return_code);
  5038. return 0;
  5039. }
  5040. static int
  5041. qeth_layer2_send_setgroupmac(struct qeth_card *card, __u8 *mac)
  5042. {
  5043. QETH_DBF_TEXT(trace, 2, "L2Sgmac");
  5044. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_SETGMAC,
  5045. qeth_layer2_send_setgroupmac_cb);
  5046. }
  5047. static int
  5048. qeth_layer2_send_delgroupmac_cb(struct qeth_card *card,
  5049. struct qeth_reply *reply,
  5050. unsigned long data)
  5051. {
  5052. struct qeth_ipa_cmd *cmd;
  5053. __u8 *mac;
  5054. QETH_DBF_TEXT(trace, 2, "L2Dgmacb");
  5055. cmd = (struct qeth_ipa_cmd *) data;
  5056. mac = &cmd->data.setdelmac.mac[0];
  5057. if (cmd->hdr.return_code)
  5058. PRINT_ERR("Could not delete group MAC " \
  5059. "%02x:%02x:%02x:%02x:%02x:%02x on %s: %x\n",
  5060. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5061. QETH_CARD_IFNAME(card), cmd->hdr.return_code);
  5062. return 0;
  5063. }
  5064. static int
  5065. qeth_layer2_send_delgroupmac(struct qeth_card *card, __u8 *mac)
  5066. {
  5067. QETH_DBF_TEXT(trace, 2, "L2Dgmac");
  5068. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_DELGMAC,
  5069. qeth_layer2_send_delgroupmac_cb);
  5070. }
  5071. static int
  5072. qeth_layer2_send_setmac_cb(struct qeth_card *card,
  5073. struct qeth_reply *reply,
  5074. unsigned long data)
  5075. {
  5076. struct qeth_ipa_cmd *cmd;
  5077. QETH_DBF_TEXT(trace, 2, "L2Smaccb");
  5078. cmd = (struct qeth_ipa_cmd *) data;
  5079. if (cmd->hdr.return_code) {
  5080. QETH_DBF_TEXT_(trace, 2, "L2er%x", cmd->hdr.return_code);
  5081. PRINT_WARN("Error in registering MAC address on " \
  5082. "device %s: x%x\n", CARD_BUS_ID(card),
  5083. cmd->hdr.return_code);
  5084. card->info.layer2_mac_registered = 0;
  5085. cmd->hdr.return_code = -EIO;
  5086. } else {
  5087. card->info.layer2_mac_registered = 1;
  5088. memcpy(card->dev->dev_addr,cmd->data.setdelmac.mac,
  5089. OSA_ADDR_LEN);
  5090. PRINT_INFO("MAC address %2.2x:%2.2x:%2.2x:%2.2x:%2.2x:%2.2x "
  5091. "successfully registered on device %s\n",
  5092. card->dev->dev_addr[0], card->dev->dev_addr[1],
  5093. card->dev->dev_addr[2], card->dev->dev_addr[3],
  5094. card->dev->dev_addr[4], card->dev->dev_addr[5],
  5095. card->dev->name);
  5096. }
  5097. return 0;
  5098. }
  5099. static int
  5100. qeth_layer2_send_setmac(struct qeth_card *card, __u8 *mac)
  5101. {
  5102. QETH_DBF_TEXT(trace, 2, "L2Setmac");
  5103. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_SETVMAC,
  5104. qeth_layer2_send_setmac_cb);
  5105. }
  5106. static int
  5107. qeth_layer2_send_delmac_cb(struct qeth_card *card,
  5108. struct qeth_reply *reply,
  5109. unsigned long data)
  5110. {
  5111. struct qeth_ipa_cmd *cmd;
  5112. QETH_DBF_TEXT(trace, 2, "L2Dmaccb");
  5113. cmd = (struct qeth_ipa_cmd *) data;
  5114. if (cmd->hdr.return_code) {
  5115. PRINT_WARN("Error in deregistering MAC address on " \
  5116. "device %s: x%x\n", CARD_BUS_ID(card),
  5117. cmd->hdr.return_code);
  5118. QETH_DBF_TEXT_(trace, 2, "err%d", cmd->hdr.return_code);
  5119. cmd->hdr.return_code = -EIO;
  5120. return 0;
  5121. }
  5122. card->info.layer2_mac_registered = 0;
  5123. return 0;
  5124. }
  5125. static int
  5126. qeth_layer2_send_delmac(struct qeth_card *card, __u8 *mac)
  5127. {
  5128. QETH_DBF_TEXT(trace, 2, "L2Delmac");
  5129. if (!card->info.layer2_mac_registered)
  5130. return 0;
  5131. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_DELVMAC,
  5132. qeth_layer2_send_delmac_cb);
  5133. }
  5134. static int
  5135. qeth_layer2_set_mac_address(struct net_device *dev, void *p)
  5136. {
  5137. struct sockaddr *addr = p;
  5138. struct qeth_card *card;
  5139. int rc = 0;
  5140. QETH_DBF_TEXT(trace, 3, "setmac");
  5141. if (qeth_verify_dev(dev) != QETH_REAL_CARD) {
  5142. QETH_DBF_TEXT(trace, 3, "setmcINV");
  5143. return -EOPNOTSUPP;
  5144. }
  5145. card = (struct qeth_card *) dev->priv;
  5146. if (!card->options.layer2) {
  5147. PRINT_WARN("Setting MAC address on %s is not supported"
  5148. "in Layer 3 mode.\n", dev->name);
  5149. QETH_DBF_TEXT(trace, 3, "setmcLY3");
  5150. return -EOPNOTSUPP;
  5151. }
  5152. QETH_DBF_TEXT_(trace, 3, "%s", CARD_BUS_ID(card));
  5153. QETH_DBF_HEX(trace, 3, addr->sa_data, OSA_ADDR_LEN);
  5154. rc = qeth_layer2_send_delmac(card, &card->dev->dev_addr[0]);
  5155. if (!rc)
  5156. rc = qeth_layer2_send_setmac(card, addr->sa_data);
  5157. return rc;
  5158. }
  5159. static void
  5160. qeth_fill_ipacmd_header(struct qeth_card *card, struct qeth_ipa_cmd *cmd,
  5161. __u8 command, enum qeth_prot_versions prot)
  5162. {
  5163. memset(cmd, 0, sizeof (struct qeth_ipa_cmd));
  5164. cmd->hdr.command = command;
  5165. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  5166. cmd->hdr.seqno = card->seqno.ipa;
  5167. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  5168. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  5169. if (card->options.layer2)
  5170. cmd->hdr.prim_version_no = 2;
  5171. else
  5172. cmd->hdr.prim_version_no = 1;
  5173. cmd->hdr.param_count = 1;
  5174. cmd->hdr.prot_version = prot;
  5175. cmd->hdr.ipa_supported = 0;
  5176. cmd->hdr.ipa_enabled = 0;
  5177. }
  5178. static struct qeth_cmd_buffer *
  5179. qeth_get_ipacmd_buffer(struct qeth_card *card, enum qeth_ipa_cmds ipacmd,
  5180. enum qeth_prot_versions prot)
  5181. {
  5182. struct qeth_cmd_buffer *iob;
  5183. struct qeth_ipa_cmd *cmd;
  5184. iob = qeth_wait_for_buffer(&card->write);
  5185. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5186. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  5187. return iob;
  5188. }
  5189. static int
  5190. qeth_send_setdelmc(struct qeth_card *card, struct qeth_ipaddr *addr, int ipacmd)
  5191. {
  5192. int rc;
  5193. struct qeth_cmd_buffer *iob;
  5194. struct qeth_ipa_cmd *cmd;
  5195. QETH_DBF_TEXT(trace,4,"setdelmc");
  5196. iob = qeth_get_ipacmd_buffer(card, ipacmd, addr->proto);
  5197. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5198. memcpy(&cmd->data.setdelipm.mac,addr->mac, OSA_ADDR_LEN);
  5199. if (addr->proto == QETH_PROT_IPV6)
  5200. memcpy(cmd->data.setdelipm.ip6, &addr->u.a6.addr,
  5201. sizeof(struct in6_addr));
  5202. else
  5203. memcpy(&cmd->data.setdelipm.ip4, &addr->u.a4.addr,4);
  5204. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  5205. return rc;
  5206. }
  5207. static inline void
  5208. qeth_fill_netmask(u8 *netmask, unsigned int len)
  5209. {
  5210. int i,j;
  5211. for (i=0;i<16;i++) {
  5212. j=(len)-(i*8);
  5213. if (j >= 8)
  5214. netmask[i] = 0xff;
  5215. else if (j > 0)
  5216. netmask[i] = (u8)(0xFF00>>j);
  5217. else
  5218. netmask[i] = 0;
  5219. }
  5220. }
  5221. static int
  5222. qeth_send_setdelip(struct qeth_card *card, struct qeth_ipaddr *addr,
  5223. int ipacmd, unsigned int flags)
  5224. {
  5225. int rc;
  5226. struct qeth_cmd_buffer *iob;
  5227. struct qeth_ipa_cmd *cmd;
  5228. __u8 netmask[16];
  5229. QETH_DBF_TEXT(trace,4,"setdelip");
  5230. QETH_DBF_TEXT_(trace,4,"flags%02X", flags);
  5231. iob = qeth_get_ipacmd_buffer(card, ipacmd, addr->proto);
  5232. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5233. if (addr->proto == QETH_PROT_IPV6) {
  5234. memcpy(cmd->data.setdelip6.ip_addr, &addr->u.a6.addr,
  5235. sizeof(struct in6_addr));
  5236. qeth_fill_netmask(netmask,addr->u.a6.pfxlen);
  5237. memcpy(cmd->data.setdelip6.mask, netmask,
  5238. sizeof(struct in6_addr));
  5239. cmd->data.setdelip6.flags = flags;
  5240. } else {
  5241. memcpy(cmd->data.setdelip4.ip_addr, &addr->u.a4.addr, 4);
  5242. memcpy(cmd->data.setdelip4.mask, &addr->u.a4.mask, 4);
  5243. cmd->data.setdelip4.flags = flags;
  5244. }
  5245. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  5246. return rc;
  5247. }
  5248. static int
  5249. qeth_layer2_register_addr_entry(struct qeth_card *card,
  5250. struct qeth_ipaddr *addr)
  5251. {
  5252. if (!addr->is_multicast)
  5253. return 0;
  5254. QETH_DBF_TEXT(trace, 2, "setgmac");
  5255. QETH_DBF_HEX(trace,3,&addr->mac[0],OSA_ADDR_LEN);
  5256. return qeth_layer2_send_setgroupmac(card, &addr->mac[0]);
  5257. }
  5258. static int
  5259. qeth_layer2_deregister_addr_entry(struct qeth_card *card,
  5260. struct qeth_ipaddr *addr)
  5261. {
  5262. if (!addr->is_multicast)
  5263. return 0;
  5264. QETH_DBF_TEXT(trace, 2, "delgmac");
  5265. QETH_DBF_HEX(trace,3,&addr->mac[0],OSA_ADDR_LEN);
  5266. return qeth_layer2_send_delgroupmac(card, &addr->mac[0]);
  5267. }
  5268. static int
  5269. qeth_layer3_register_addr_entry(struct qeth_card *card,
  5270. struct qeth_ipaddr *addr)
  5271. {
  5272. char buf[50];
  5273. int rc;
  5274. int cnt = 3;
  5275. if (addr->proto == QETH_PROT_IPV4) {
  5276. QETH_DBF_TEXT(trace, 2,"setaddr4");
  5277. QETH_DBF_HEX(trace, 3, &addr->u.a4.addr, sizeof(int));
  5278. } else if (addr->proto == QETH_PROT_IPV6) {
  5279. QETH_DBF_TEXT(trace, 2, "setaddr6");
  5280. QETH_DBF_HEX(trace,3,&addr->u.a6.addr,8);
  5281. QETH_DBF_HEX(trace,3,((char *)&addr->u.a6.addr)+8,8);
  5282. } else {
  5283. QETH_DBF_TEXT(trace, 2, "setaddr?");
  5284. QETH_DBF_HEX(trace, 3, addr, sizeof(struct qeth_ipaddr));
  5285. }
  5286. do {
  5287. if (addr->is_multicast)
  5288. rc = qeth_send_setdelmc(card, addr, IPA_CMD_SETIPM);
  5289. else
  5290. rc = qeth_send_setdelip(card, addr, IPA_CMD_SETIP,
  5291. addr->set_flags);
  5292. if (rc)
  5293. QETH_DBF_TEXT(trace, 2, "failed");
  5294. } while ((--cnt > 0) && rc);
  5295. if (rc){
  5296. QETH_DBF_TEXT(trace, 2, "FAILED");
  5297. qeth_ipaddr_to_string(addr->proto, (u8 *)&addr->u, buf);
  5298. PRINT_WARN("Could not register IP address %s (rc=0x%x/%d)\n",
  5299. buf, rc, rc);
  5300. }
  5301. return rc;
  5302. }
  5303. static int
  5304. qeth_layer3_deregister_addr_entry(struct qeth_card *card,
  5305. struct qeth_ipaddr *addr)
  5306. {
  5307. //char buf[50];
  5308. int rc;
  5309. if (addr->proto == QETH_PROT_IPV4) {
  5310. QETH_DBF_TEXT(trace, 2,"deladdr4");
  5311. QETH_DBF_HEX(trace, 3, &addr->u.a4.addr, sizeof(int));
  5312. } else if (addr->proto == QETH_PROT_IPV6) {
  5313. QETH_DBF_TEXT(trace, 2, "deladdr6");
  5314. QETH_DBF_HEX(trace,3,&addr->u.a6.addr,8);
  5315. QETH_DBF_HEX(trace,3,((char *)&addr->u.a6.addr)+8,8);
  5316. } else {
  5317. QETH_DBF_TEXT(trace, 2, "deladdr?");
  5318. QETH_DBF_HEX(trace, 3, addr, sizeof(struct qeth_ipaddr));
  5319. }
  5320. if (addr->is_multicast)
  5321. rc = qeth_send_setdelmc(card, addr, IPA_CMD_DELIPM);
  5322. else
  5323. rc = qeth_send_setdelip(card, addr, IPA_CMD_DELIP,
  5324. addr->del_flags);
  5325. if (rc) {
  5326. QETH_DBF_TEXT(trace, 2, "failed");
  5327. /* TODO: re-activate this warning as soon as we have a
  5328. * clean mirco code
  5329. qeth_ipaddr_to_string(addr->proto, (u8 *)&addr->u, buf);
  5330. PRINT_WARN("Could not deregister IP address %s (rc=%x)\n",
  5331. buf, rc);
  5332. */
  5333. }
  5334. return rc;
  5335. }
  5336. static int
  5337. qeth_register_addr_entry(struct qeth_card *card, struct qeth_ipaddr *addr)
  5338. {
  5339. if (card->options.layer2)
  5340. return qeth_layer2_register_addr_entry(card, addr);
  5341. return qeth_layer3_register_addr_entry(card, addr);
  5342. }
  5343. static int
  5344. qeth_deregister_addr_entry(struct qeth_card *card, struct qeth_ipaddr *addr)
  5345. {
  5346. if (card->options.layer2)
  5347. return qeth_layer2_deregister_addr_entry(card, addr);
  5348. return qeth_layer3_deregister_addr_entry(card, addr);
  5349. }
  5350. static u32
  5351. qeth_ethtool_get_tx_csum(struct net_device *dev)
  5352. {
  5353. /* We may need to say that we support tx csum offload if
  5354. * we do EDDP or TSO. There are discussions going on to
  5355. * enforce rules in the stack and in ethtool that make
  5356. * SG and TSO depend on HW_CSUM. At the moment there are
  5357. * no such rules....
  5358. * If we say yes here, we have to checksum outbound packets
  5359. * any time. */
  5360. return 0;
  5361. }
  5362. static int
  5363. qeth_ethtool_set_tx_csum(struct net_device *dev, u32 data)
  5364. {
  5365. return -EINVAL;
  5366. }
  5367. static u32
  5368. qeth_ethtool_get_rx_csum(struct net_device *dev)
  5369. {
  5370. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5371. return (card->options.checksum_type == HW_CHECKSUMMING);
  5372. }
  5373. static int
  5374. qeth_ethtool_set_rx_csum(struct net_device *dev, u32 data)
  5375. {
  5376. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5377. if ((card->state != CARD_STATE_DOWN) &&
  5378. (card->state != CARD_STATE_RECOVER))
  5379. return -EPERM;
  5380. if (data)
  5381. card->options.checksum_type = HW_CHECKSUMMING;
  5382. else
  5383. card->options.checksum_type = SW_CHECKSUMMING;
  5384. return 0;
  5385. }
  5386. static u32
  5387. qeth_ethtool_get_sg(struct net_device *dev)
  5388. {
  5389. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5390. return ((card->options.large_send != QETH_LARGE_SEND_NO) &&
  5391. (dev->features & NETIF_F_SG));
  5392. }
  5393. static int
  5394. qeth_ethtool_set_sg(struct net_device *dev, u32 data)
  5395. {
  5396. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5397. if (data) {
  5398. if (card->options.large_send != QETH_LARGE_SEND_NO)
  5399. dev->features |= NETIF_F_SG;
  5400. else {
  5401. dev->features &= ~NETIF_F_SG;
  5402. return -EINVAL;
  5403. }
  5404. } else
  5405. dev->features &= ~NETIF_F_SG;
  5406. return 0;
  5407. }
  5408. static u32
  5409. qeth_ethtool_get_tso(struct net_device *dev)
  5410. {
  5411. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5412. return ((card->options.large_send != QETH_LARGE_SEND_NO) &&
  5413. (dev->features & NETIF_F_TSO));
  5414. }
  5415. static int
  5416. qeth_ethtool_set_tso(struct net_device *dev, u32 data)
  5417. {
  5418. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5419. if (data) {
  5420. if (card->options.large_send != QETH_LARGE_SEND_NO)
  5421. dev->features |= NETIF_F_TSO;
  5422. else {
  5423. dev->features &= ~NETIF_F_TSO;
  5424. return -EINVAL;
  5425. }
  5426. } else
  5427. dev->features &= ~NETIF_F_TSO;
  5428. return 0;
  5429. }
  5430. static struct ethtool_ops qeth_ethtool_ops = {
  5431. .get_tx_csum = qeth_ethtool_get_tx_csum,
  5432. .set_tx_csum = qeth_ethtool_set_tx_csum,
  5433. .get_rx_csum = qeth_ethtool_get_rx_csum,
  5434. .set_rx_csum = qeth_ethtool_set_rx_csum,
  5435. .get_sg = qeth_ethtool_get_sg,
  5436. .set_sg = qeth_ethtool_set_sg,
  5437. .get_tso = qeth_ethtool_get_tso,
  5438. .set_tso = qeth_ethtool_set_tso,
  5439. };
  5440. static int
  5441. qeth_netdev_init(struct net_device *dev)
  5442. {
  5443. struct qeth_card *card;
  5444. card = (struct qeth_card *) dev->priv;
  5445. QETH_DBF_TEXT(trace,3,"initdev");
  5446. dev->tx_timeout = &qeth_tx_timeout;
  5447. dev->watchdog_timeo = QETH_TX_TIMEOUT;
  5448. dev->open = qeth_open;
  5449. dev->stop = qeth_stop;
  5450. dev->hard_start_xmit = qeth_hard_start_xmit;
  5451. dev->do_ioctl = qeth_do_ioctl;
  5452. dev->get_stats = qeth_get_stats;
  5453. dev->change_mtu = qeth_change_mtu;
  5454. dev->neigh_setup = qeth_neigh_setup;
  5455. dev->set_multicast_list = qeth_set_multicast_list;
  5456. #ifdef CONFIG_QETH_VLAN
  5457. dev->vlan_rx_register = qeth_vlan_rx_register;
  5458. dev->vlan_rx_kill_vid = qeth_vlan_rx_kill_vid;
  5459. dev->vlan_rx_add_vid = qeth_vlan_rx_add_vid;
  5460. #endif
  5461. dev->hard_header = card->orig_hard_header;
  5462. if (qeth_get_netdev_flags(card) & IFF_NOARP) {
  5463. dev->rebuild_header = NULL;
  5464. dev->hard_header = NULL;
  5465. if (card->options.fake_ll)
  5466. dev->hard_header = qeth_fake_header;
  5467. dev->header_cache_update = NULL;
  5468. dev->hard_header_cache = NULL;
  5469. }
  5470. #ifdef CONFIG_QETH_IPV6
  5471. /*IPv6 address autoconfiguration stuff*/
  5472. if (!(card->info.unique_id & UNIQUE_ID_NOT_BY_CARD))
  5473. card->dev->dev_id = card->info.unique_id & 0xffff;
  5474. #endif
  5475. dev->hard_header_parse = NULL;
  5476. dev->set_mac_address = qeth_layer2_set_mac_address;
  5477. dev->flags |= qeth_get_netdev_flags(card);
  5478. if ((card->options.fake_broadcast) ||
  5479. (card->info.broadcast_capable))
  5480. dev->flags |= IFF_BROADCAST;
  5481. dev->hard_header_len =
  5482. qeth_get_hlen(card->info.link_type) + card->options.add_hhlen;
  5483. dev->addr_len = OSA_ADDR_LEN;
  5484. dev->mtu = card->info.initial_mtu;
  5485. SET_ETHTOOL_OPS(dev, &qeth_ethtool_ops);
  5486. SET_MODULE_OWNER(dev);
  5487. return 0;
  5488. }
  5489. static void
  5490. qeth_init_func_level(struct qeth_card *card)
  5491. {
  5492. if (card->ipato.enabled) {
  5493. if (card->info.type == QETH_CARD_TYPE_IQD)
  5494. card->info.func_level =
  5495. QETH_IDX_FUNC_LEVEL_IQD_ENA_IPAT;
  5496. else
  5497. card->info.func_level =
  5498. QETH_IDX_FUNC_LEVEL_OSAE_ENA_IPAT;
  5499. } else {
  5500. if (card->info.type == QETH_CARD_TYPE_IQD)
  5501. card->info.func_level =
  5502. QETH_IDX_FUNC_LEVEL_IQD_DIS_IPAT;
  5503. else
  5504. card->info.func_level =
  5505. QETH_IDX_FUNC_LEVEL_OSAE_DIS_IPAT;
  5506. }
  5507. }
  5508. /**
  5509. * hardsetup card, initialize MPC and QDIO stuff
  5510. */
  5511. static int
  5512. qeth_hardsetup_card(struct qeth_card *card)
  5513. {
  5514. int retries = 3;
  5515. int rc;
  5516. QETH_DBF_TEXT(setup, 2, "hrdsetup");
  5517. retry:
  5518. if (retries < 3){
  5519. PRINT_WARN("Retrying to do IDX activates.\n");
  5520. ccw_device_set_offline(CARD_DDEV(card));
  5521. ccw_device_set_offline(CARD_WDEV(card));
  5522. ccw_device_set_offline(CARD_RDEV(card));
  5523. ccw_device_set_online(CARD_RDEV(card));
  5524. ccw_device_set_online(CARD_WDEV(card));
  5525. ccw_device_set_online(CARD_DDEV(card));
  5526. }
  5527. rc = qeth_qdio_clear_card(card,card->info.type==QETH_CARD_TYPE_OSAE);
  5528. if (rc == -ERESTARTSYS) {
  5529. QETH_DBF_TEXT(setup, 2, "break1");
  5530. return rc;
  5531. } else if (rc) {
  5532. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  5533. if (--retries < 0)
  5534. goto out;
  5535. else
  5536. goto retry;
  5537. }
  5538. if ((rc = qeth_get_unitaddr(card))){
  5539. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  5540. return rc;
  5541. }
  5542. qeth_init_tokens(card);
  5543. qeth_init_func_level(card);
  5544. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  5545. if (rc == -ERESTARTSYS) {
  5546. QETH_DBF_TEXT(setup, 2, "break2");
  5547. return rc;
  5548. } else if (rc) {
  5549. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  5550. if (--retries < 0)
  5551. goto out;
  5552. else
  5553. goto retry;
  5554. }
  5555. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  5556. if (rc == -ERESTARTSYS) {
  5557. QETH_DBF_TEXT(setup, 2, "break3");
  5558. return rc;
  5559. } else if (rc) {
  5560. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  5561. if (--retries < 0)
  5562. goto out;
  5563. else
  5564. goto retry;
  5565. }
  5566. if ((rc = qeth_mpc_initialize(card))){
  5567. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  5568. goto out;
  5569. }
  5570. /*network device will be recovered*/
  5571. if (card->dev) {
  5572. card->dev->hard_header = card->orig_hard_header;
  5573. return 0;
  5574. }
  5575. /* at first set_online allocate netdev */
  5576. card->dev = qeth_get_netdevice(card->info.type,
  5577. card->info.link_type);
  5578. if (!card->dev){
  5579. qeth_qdio_clear_card(card, card->info.type ==
  5580. QETH_CARD_TYPE_OSAE);
  5581. rc = -ENODEV;
  5582. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  5583. goto out;
  5584. }
  5585. card->dev->priv = card;
  5586. card->orig_hard_header = card->dev->hard_header;
  5587. card->dev->type = qeth_get_arphdr_type(card->info.type,
  5588. card->info.link_type);
  5589. card->dev->init = qeth_netdev_init;
  5590. return 0;
  5591. out:
  5592. PRINT_ERR("Initialization in hardsetup failed! rc=%d\n", rc);
  5593. return rc;
  5594. }
  5595. static int
  5596. qeth_default_setassparms_cb(struct qeth_card *card, struct qeth_reply *reply,
  5597. unsigned long data)
  5598. {
  5599. struct qeth_ipa_cmd *cmd;
  5600. QETH_DBF_TEXT(trace,4,"defadpcb");
  5601. cmd = (struct qeth_ipa_cmd *) data;
  5602. if (cmd->hdr.return_code == 0){
  5603. cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
  5604. if (cmd->hdr.prot_version == QETH_PROT_IPV4)
  5605. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  5606. #ifdef CONFIG_QETH_IPV6
  5607. if (cmd->hdr.prot_version == QETH_PROT_IPV6)
  5608. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  5609. #endif
  5610. }
  5611. if (cmd->data.setassparms.hdr.assist_no == IPA_INBOUND_CHECKSUM &&
  5612. cmd->data.setassparms.hdr.command_code == IPA_CMD_ASS_START) {
  5613. card->info.csum_mask = cmd->data.setassparms.data.flags_32bit;
  5614. QETH_DBF_TEXT_(trace, 3, "csum:%d", card->info.csum_mask);
  5615. }
  5616. return 0;
  5617. }
  5618. static int
  5619. qeth_default_setadapterparms_cb(struct qeth_card *card,
  5620. struct qeth_reply *reply,
  5621. unsigned long data)
  5622. {
  5623. struct qeth_ipa_cmd *cmd;
  5624. QETH_DBF_TEXT(trace,4,"defadpcb");
  5625. cmd = (struct qeth_ipa_cmd *) data;
  5626. if (cmd->hdr.return_code == 0)
  5627. cmd->hdr.return_code = cmd->data.setadapterparms.hdr.return_code;
  5628. return 0;
  5629. }
  5630. static int
  5631. qeth_query_setadapterparms_cb(struct qeth_card *card, struct qeth_reply *reply,
  5632. unsigned long data)
  5633. {
  5634. struct qeth_ipa_cmd *cmd;
  5635. QETH_DBF_TEXT(trace,3,"quyadpcb");
  5636. cmd = (struct qeth_ipa_cmd *) data;
  5637. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f)
  5638. card->info.link_type =
  5639. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  5640. card->options.adp.supported_funcs =
  5641. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  5642. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  5643. }
  5644. static int
  5645. qeth_query_setadapterparms(struct qeth_card *card)
  5646. {
  5647. int rc;
  5648. struct qeth_cmd_buffer *iob;
  5649. QETH_DBF_TEXT(trace,3,"queryadp");
  5650. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  5651. sizeof(struct qeth_ipacmd_setadpparms));
  5652. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  5653. return rc;
  5654. }
  5655. static int
  5656. qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  5657. struct qeth_reply *reply,
  5658. unsigned long data)
  5659. {
  5660. struct qeth_ipa_cmd *cmd;
  5661. QETH_DBF_TEXT(trace,4,"chgmaccb");
  5662. cmd = (struct qeth_ipa_cmd *) data;
  5663. memcpy(card->dev->dev_addr,
  5664. &cmd->data.setadapterparms.data.change_addr.addr,OSA_ADDR_LEN);
  5665. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  5666. return 0;
  5667. }
  5668. static int
  5669. qeth_setadpparms_change_macaddr(struct qeth_card *card)
  5670. {
  5671. int rc;
  5672. struct qeth_cmd_buffer *iob;
  5673. struct qeth_ipa_cmd *cmd;
  5674. QETH_DBF_TEXT(trace,4,"chgmac");
  5675. iob = qeth_get_adapter_cmd(card,IPA_SETADP_ALTER_MAC_ADDRESS,
  5676. sizeof(struct qeth_ipacmd_setadpparms));
  5677. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5678. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  5679. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  5680. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  5681. card->dev->dev_addr, OSA_ADDR_LEN);
  5682. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  5683. NULL);
  5684. return rc;
  5685. }
  5686. static int
  5687. qeth_send_setadp_mode(struct qeth_card *card, __u32 command, __u32 mode)
  5688. {
  5689. int rc;
  5690. struct qeth_cmd_buffer *iob;
  5691. struct qeth_ipa_cmd *cmd;
  5692. QETH_DBF_TEXT(trace,4,"adpmode");
  5693. iob = qeth_get_adapter_cmd(card, command,
  5694. sizeof(struct qeth_ipacmd_setadpparms));
  5695. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5696. cmd->data.setadapterparms.data.mode = mode;
  5697. rc = qeth_send_ipa_cmd(card, iob, qeth_default_setadapterparms_cb,
  5698. NULL);
  5699. return rc;
  5700. }
  5701. static inline int
  5702. qeth_setadapter_hstr(struct qeth_card *card)
  5703. {
  5704. int rc;
  5705. QETH_DBF_TEXT(trace,4,"adphstr");
  5706. if (qeth_adp_supported(card,IPA_SETADP_SET_BROADCAST_MODE)) {
  5707. rc = qeth_send_setadp_mode(card, IPA_SETADP_SET_BROADCAST_MODE,
  5708. card->options.broadcast_mode);
  5709. if (rc)
  5710. PRINT_WARN("couldn't set broadcast mode on "
  5711. "device %s: x%x\n",
  5712. CARD_BUS_ID(card), rc);
  5713. rc = qeth_send_setadp_mode(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  5714. card->options.macaddr_mode);
  5715. if (rc)
  5716. PRINT_WARN("couldn't set macaddr mode on "
  5717. "device %s: x%x\n", CARD_BUS_ID(card), rc);
  5718. return rc;
  5719. }
  5720. if (card->options.broadcast_mode == QETH_TR_BROADCAST_LOCAL)
  5721. PRINT_WARN("set adapter parameters not available "
  5722. "to set broadcast mode, using ALLRINGS "
  5723. "on device %s:\n", CARD_BUS_ID(card));
  5724. if (card->options.macaddr_mode == QETH_TR_MACADDR_CANONICAL)
  5725. PRINT_WARN("set adapter parameters not available "
  5726. "to set macaddr mode, using NONCANONICAL "
  5727. "on device %s:\n", CARD_BUS_ID(card));
  5728. return 0;
  5729. }
  5730. static int
  5731. qeth_setadapter_parms(struct qeth_card *card)
  5732. {
  5733. int rc;
  5734. QETH_DBF_TEXT(setup, 2, "setadprm");
  5735. if (!qeth_is_supported(card, IPA_SETADAPTERPARMS)){
  5736. PRINT_WARN("set adapter parameters not supported "
  5737. "on device %s.\n",
  5738. CARD_BUS_ID(card));
  5739. QETH_DBF_TEXT(setup, 2, " notsupp");
  5740. return 0;
  5741. }
  5742. rc = qeth_query_setadapterparms(card);
  5743. if (rc) {
  5744. PRINT_WARN("couldn't set adapter parameters on device %s: "
  5745. "x%x\n", CARD_BUS_ID(card), rc);
  5746. return rc;
  5747. }
  5748. if (qeth_adp_supported(card,IPA_SETADP_ALTER_MAC_ADDRESS)) {
  5749. rc = qeth_setadpparms_change_macaddr(card);
  5750. if (rc)
  5751. PRINT_WARN("couldn't get MAC address on "
  5752. "device %s: x%x\n",
  5753. CARD_BUS_ID(card), rc);
  5754. }
  5755. if ((card->info.link_type == QETH_LINK_TYPE_HSTR) ||
  5756. (card->info.link_type == QETH_LINK_TYPE_LANE_TR))
  5757. rc = qeth_setadapter_hstr(card);
  5758. return rc;
  5759. }
  5760. static int
  5761. qeth_layer2_initialize(struct qeth_card *card)
  5762. {
  5763. int rc = 0;
  5764. QETH_DBF_TEXT(setup, 2, "doL2init");
  5765. QETH_DBF_TEXT_(setup, 2, "doL2%s", CARD_BUS_ID(card));
  5766. rc = qeth_setadpparms_change_macaddr(card);
  5767. if (rc) {
  5768. PRINT_WARN("couldn't get MAC address on "
  5769. "device %s: x%x\n",
  5770. CARD_BUS_ID(card), rc);
  5771. QETH_DBF_TEXT_(setup, 2,"1err%d",rc);
  5772. return rc;
  5773. }
  5774. QETH_DBF_HEX(setup,2, card->dev->dev_addr, OSA_ADDR_LEN);
  5775. rc = qeth_layer2_send_setmac(card, &card->dev->dev_addr[0]);
  5776. if (rc)
  5777. QETH_DBF_TEXT_(setup, 2,"2err%d",rc);
  5778. return 0;
  5779. }
  5780. static int
  5781. qeth_send_startstoplan(struct qeth_card *card, enum qeth_ipa_cmds ipacmd,
  5782. enum qeth_prot_versions prot)
  5783. {
  5784. int rc;
  5785. struct qeth_cmd_buffer *iob;
  5786. iob = qeth_get_ipacmd_buffer(card,ipacmd,prot);
  5787. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  5788. return rc;
  5789. }
  5790. static int
  5791. qeth_send_startlan(struct qeth_card *card, enum qeth_prot_versions prot)
  5792. {
  5793. int rc;
  5794. QETH_DBF_TEXT_(setup, 2, "strtlan%i", prot);
  5795. rc = qeth_send_startstoplan(card, IPA_CMD_STARTLAN, prot);
  5796. return rc;
  5797. }
  5798. static int
  5799. qeth_send_stoplan(struct qeth_card *card)
  5800. {
  5801. int rc = 0;
  5802. /*
  5803. * TODO: according to the IPA format document page 14,
  5804. * TCP/IP (we!) never issue a STOPLAN
  5805. * is this right ?!?
  5806. */
  5807. QETH_DBF_TEXT(trace, 2, "stoplan");
  5808. rc = qeth_send_startstoplan(card, IPA_CMD_STOPLAN, QETH_PROT_IPV4);
  5809. return rc;
  5810. }
  5811. static int
  5812. qeth_query_ipassists_cb(struct qeth_card *card, struct qeth_reply *reply,
  5813. unsigned long data)
  5814. {
  5815. struct qeth_ipa_cmd *cmd;
  5816. QETH_DBF_TEXT(setup, 2, "qipasscb");
  5817. cmd = (struct qeth_ipa_cmd *) data;
  5818. if (cmd->hdr.prot_version == QETH_PROT_IPV4) {
  5819. card->options.ipa4.supported_funcs = cmd->hdr.ipa_supported;
  5820. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  5821. } else {
  5822. #ifdef CONFIG_QETH_IPV6
  5823. card->options.ipa6.supported_funcs = cmd->hdr.ipa_supported;
  5824. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  5825. #endif
  5826. }
  5827. QETH_DBF_TEXT(setup, 2, "suppenbl");
  5828. QETH_DBF_TEXT_(setup, 2, "%x",cmd->hdr.ipa_supported);
  5829. QETH_DBF_TEXT_(setup, 2, "%x",cmd->hdr.ipa_enabled);
  5830. return 0;
  5831. }
  5832. static int
  5833. qeth_query_ipassists(struct qeth_card *card, enum qeth_prot_versions prot)
  5834. {
  5835. int rc;
  5836. struct qeth_cmd_buffer *iob;
  5837. QETH_DBF_TEXT_(setup, 2, "qipassi%i", prot);
  5838. if (card->options.layer2) {
  5839. QETH_DBF_TEXT(setup, 2, "noprmly2");
  5840. return -EPERM;
  5841. }
  5842. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_QIPASSIST,prot);
  5843. rc = qeth_send_ipa_cmd(card, iob, qeth_query_ipassists_cb, NULL);
  5844. return rc;
  5845. }
  5846. static struct qeth_cmd_buffer *
  5847. qeth_get_setassparms_cmd(struct qeth_card *card, enum qeth_ipa_funcs ipa_func,
  5848. __u16 cmd_code, __u16 len,
  5849. enum qeth_prot_versions prot)
  5850. {
  5851. struct qeth_cmd_buffer *iob;
  5852. struct qeth_ipa_cmd *cmd;
  5853. QETH_DBF_TEXT(trace,4,"getasscm");
  5854. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_SETASSPARMS,prot);
  5855. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5856. cmd->data.setassparms.hdr.assist_no = ipa_func;
  5857. cmd->data.setassparms.hdr.length = 8 + len;
  5858. cmd->data.setassparms.hdr.command_code = cmd_code;
  5859. cmd->data.setassparms.hdr.return_code = 0;
  5860. cmd->data.setassparms.hdr.seq_no = 0;
  5861. return iob;
  5862. }
  5863. static int
  5864. qeth_send_setassparms(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  5865. __u16 len, long data,
  5866. int (*reply_cb)
  5867. (struct qeth_card *,struct qeth_reply *,unsigned long),
  5868. void *reply_param)
  5869. {
  5870. int rc;
  5871. struct qeth_ipa_cmd *cmd;
  5872. QETH_DBF_TEXT(trace,4,"sendassp");
  5873. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5874. if (len <= sizeof(__u32))
  5875. cmd->data.setassparms.data.flags_32bit = (__u32) data;
  5876. else if (len > sizeof(__u32))
  5877. memcpy(&cmd->data.setassparms.data, (void *) data, len);
  5878. rc = qeth_send_ipa_cmd(card, iob, reply_cb, reply_param);
  5879. return rc;
  5880. }
  5881. #ifdef CONFIG_QETH_IPV6
  5882. static int
  5883. qeth_send_simple_setassparms_ipv6(struct qeth_card *card,
  5884. enum qeth_ipa_funcs ipa_func, __u16 cmd_code)
  5885. {
  5886. int rc;
  5887. struct qeth_cmd_buffer *iob;
  5888. QETH_DBF_TEXT(trace,4,"simassp6");
  5889. iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
  5890. 0, QETH_PROT_IPV6);
  5891. rc = qeth_send_setassparms(card, iob, 0, 0,
  5892. qeth_default_setassparms_cb, NULL);
  5893. return rc;
  5894. }
  5895. #endif
  5896. static int
  5897. qeth_send_simple_setassparms(struct qeth_card *card,
  5898. enum qeth_ipa_funcs ipa_func,
  5899. __u16 cmd_code, long data)
  5900. {
  5901. int rc;
  5902. int length = 0;
  5903. struct qeth_cmd_buffer *iob;
  5904. QETH_DBF_TEXT(trace,4,"simassp4");
  5905. if (data)
  5906. length = sizeof(__u32);
  5907. iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
  5908. length, QETH_PROT_IPV4);
  5909. rc = qeth_send_setassparms(card, iob, length, data,
  5910. qeth_default_setassparms_cb, NULL);
  5911. return rc;
  5912. }
  5913. static inline int
  5914. qeth_start_ipa_arp_processing(struct qeth_card *card)
  5915. {
  5916. int rc;
  5917. QETH_DBF_TEXT(trace,3,"ipaarp");
  5918. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  5919. PRINT_WARN("ARP processing not supported "
  5920. "on %s!\n", QETH_CARD_IFNAME(card));
  5921. return 0;
  5922. }
  5923. rc = qeth_send_simple_setassparms(card,IPA_ARP_PROCESSING,
  5924. IPA_CMD_ASS_START, 0);
  5925. if (rc) {
  5926. PRINT_WARN("Could not start ARP processing "
  5927. "assist on %s: 0x%x\n",
  5928. QETH_CARD_IFNAME(card), rc);
  5929. }
  5930. return rc;
  5931. }
  5932. static int
  5933. qeth_start_ipa_ip_fragmentation(struct qeth_card *card)
  5934. {
  5935. int rc;
  5936. QETH_DBF_TEXT(trace,3,"ipaipfrg");
  5937. if (!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) {
  5938. PRINT_INFO("Hardware IP fragmentation not supported on %s\n",
  5939. QETH_CARD_IFNAME(card));
  5940. return -EOPNOTSUPP;
  5941. }
  5942. rc = qeth_send_simple_setassparms(card, IPA_IP_FRAGMENTATION,
  5943. IPA_CMD_ASS_START, 0);
  5944. if (rc) {
  5945. PRINT_WARN("Could not start Hardware IP fragmentation "
  5946. "assist on %s: 0x%x\n",
  5947. QETH_CARD_IFNAME(card), rc);
  5948. } else
  5949. PRINT_INFO("Hardware IP fragmentation enabled \n");
  5950. return rc;
  5951. }
  5952. static int
  5953. qeth_start_ipa_source_mac(struct qeth_card *card)
  5954. {
  5955. int rc;
  5956. QETH_DBF_TEXT(trace,3,"stsrcmac");
  5957. if (!card->options.fake_ll)
  5958. return -EOPNOTSUPP;
  5959. if (!qeth_is_supported(card, IPA_SOURCE_MAC)) {
  5960. PRINT_INFO("Inbound source address not "
  5961. "supported on %s\n", QETH_CARD_IFNAME(card));
  5962. return -EOPNOTSUPP;
  5963. }
  5964. rc = qeth_send_simple_setassparms(card, IPA_SOURCE_MAC,
  5965. IPA_CMD_ASS_START, 0);
  5966. if (rc)
  5967. PRINT_WARN("Could not start inbound source "
  5968. "assist on %s: 0x%x\n",
  5969. QETH_CARD_IFNAME(card), rc);
  5970. return rc;
  5971. }
  5972. static int
  5973. qeth_start_ipa_vlan(struct qeth_card *card)
  5974. {
  5975. int rc = 0;
  5976. QETH_DBF_TEXT(trace,3,"strtvlan");
  5977. #ifdef CONFIG_QETH_VLAN
  5978. if (!qeth_is_supported(card, IPA_FULL_VLAN)) {
  5979. PRINT_WARN("VLAN not supported on %s\n", QETH_CARD_IFNAME(card));
  5980. return -EOPNOTSUPP;
  5981. }
  5982. rc = qeth_send_simple_setassparms(card, IPA_VLAN_PRIO,
  5983. IPA_CMD_ASS_START,0);
  5984. if (rc) {
  5985. PRINT_WARN("Could not start vlan "
  5986. "assist on %s: 0x%x\n",
  5987. QETH_CARD_IFNAME(card), rc);
  5988. } else {
  5989. PRINT_INFO("VLAN enabled \n");
  5990. card->dev->features |=
  5991. NETIF_F_HW_VLAN_FILTER |
  5992. NETIF_F_HW_VLAN_TX |
  5993. NETIF_F_HW_VLAN_RX;
  5994. }
  5995. #endif /* QETH_VLAN */
  5996. return rc;
  5997. }
  5998. static int
  5999. qeth_start_ipa_multicast(struct qeth_card *card)
  6000. {
  6001. int rc;
  6002. QETH_DBF_TEXT(trace,3,"stmcast");
  6003. if (!qeth_is_supported(card, IPA_MULTICASTING)) {
  6004. PRINT_WARN("Multicast not supported on %s\n",
  6005. QETH_CARD_IFNAME(card));
  6006. return -EOPNOTSUPP;
  6007. }
  6008. rc = qeth_send_simple_setassparms(card, IPA_MULTICASTING,
  6009. IPA_CMD_ASS_START,0);
  6010. if (rc) {
  6011. PRINT_WARN("Could not start multicast "
  6012. "assist on %s: rc=%i\n",
  6013. QETH_CARD_IFNAME(card), rc);
  6014. } else {
  6015. PRINT_INFO("Multicast enabled\n");
  6016. card->dev->flags |= IFF_MULTICAST;
  6017. }
  6018. return rc;
  6019. }
  6020. #ifdef CONFIG_QETH_IPV6
  6021. static int
  6022. qeth_softsetup_ipv6(struct qeth_card *card)
  6023. {
  6024. int rc;
  6025. QETH_DBF_TEXT(trace,3,"softipv6");
  6026. netif_stop_queue(card->dev);
  6027. rc = qeth_send_startlan(card, QETH_PROT_IPV6);
  6028. if (rc) {
  6029. PRINT_ERR("IPv6 startlan failed on %s\n",
  6030. QETH_CARD_IFNAME(card));
  6031. return rc;
  6032. }
  6033. netif_wake_queue(card->dev);
  6034. rc = qeth_query_ipassists(card,QETH_PROT_IPV6);
  6035. if (rc) {
  6036. PRINT_ERR("IPv6 query ipassist failed on %s\n",
  6037. QETH_CARD_IFNAME(card));
  6038. return rc;
  6039. }
  6040. rc = qeth_send_simple_setassparms(card, IPA_IPV6,
  6041. IPA_CMD_ASS_START, 3);
  6042. if (rc) {
  6043. PRINT_WARN("IPv6 start assist (version 4) failed "
  6044. "on %s: 0x%x\n",
  6045. QETH_CARD_IFNAME(card), rc);
  6046. return rc;
  6047. }
  6048. rc = qeth_send_simple_setassparms_ipv6(card, IPA_IPV6,
  6049. IPA_CMD_ASS_START);
  6050. if (rc) {
  6051. PRINT_WARN("IPV6 start assist (version 6) failed "
  6052. "on %s: 0x%x\n",
  6053. QETH_CARD_IFNAME(card), rc);
  6054. return rc;
  6055. }
  6056. rc = qeth_send_simple_setassparms_ipv6(card, IPA_PASSTHRU,
  6057. IPA_CMD_ASS_START);
  6058. if (rc) {
  6059. PRINT_WARN("Could not enable passthrough "
  6060. "on %s: 0x%x\n",
  6061. QETH_CARD_IFNAME(card), rc);
  6062. return rc;
  6063. }
  6064. PRINT_INFO("IPV6 enabled \n");
  6065. return 0;
  6066. }
  6067. #endif
  6068. static int
  6069. qeth_start_ipa_ipv6(struct qeth_card *card)
  6070. {
  6071. int rc = 0;
  6072. #ifdef CONFIG_QETH_IPV6
  6073. QETH_DBF_TEXT(trace,3,"strtipv6");
  6074. if (!qeth_is_supported(card, IPA_IPV6)) {
  6075. PRINT_WARN("IPv6 not supported on %s\n",
  6076. QETH_CARD_IFNAME(card));
  6077. return 0;
  6078. }
  6079. rc = qeth_softsetup_ipv6(card);
  6080. #endif
  6081. return rc ;
  6082. }
  6083. static int
  6084. qeth_start_ipa_broadcast(struct qeth_card *card)
  6085. {
  6086. int rc;
  6087. QETH_DBF_TEXT(trace,3,"stbrdcst");
  6088. card->info.broadcast_capable = 0;
  6089. if (!qeth_is_supported(card, IPA_FILTERING)) {
  6090. PRINT_WARN("Broadcast not supported on %s\n",
  6091. QETH_CARD_IFNAME(card));
  6092. rc = -EOPNOTSUPP;
  6093. goto out;
  6094. }
  6095. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6096. IPA_CMD_ASS_START, 0);
  6097. if (rc) {
  6098. PRINT_WARN("Could not enable broadcasting filtering "
  6099. "on %s: 0x%x\n",
  6100. QETH_CARD_IFNAME(card), rc);
  6101. goto out;
  6102. }
  6103. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6104. IPA_CMD_ASS_CONFIGURE, 1);
  6105. if (rc) {
  6106. PRINT_WARN("Could not set up broadcast filtering on %s: 0x%x\n",
  6107. QETH_CARD_IFNAME(card), rc);
  6108. goto out;
  6109. }
  6110. card->info.broadcast_capable = QETH_BROADCAST_WITH_ECHO;
  6111. PRINT_INFO("Broadcast enabled \n");
  6112. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6113. IPA_CMD_ASS_ENABLE, 1);
  6114. if (rc) {
  6115. PRINT_WARN("Could not set up broadcast echo filtering on "
  6116. "%s: 0x%x\n", QETH_CARD_IFNAME(card), rc);
  6117. goto out;
  6118. }
  6119. card->info.broadcast_capable = QETH_BROADCAST_WITHOUT_ECHO;
  6120. out:
  6121. if (card->info.broadcast_capable)
  6122. card->dev->flags |= IFF_BROADCAST;
  6123. else
  6124. card->dev->flags &= ~IFF_BROADCAST;
  6125. return rc;
  6126. }
  6127. static int
  6128. qeth_send_checksum_command(struct qeth_card *card)
  6129. {
  6130. int rc;
  6131. rc = qeth_send_simple_setassparms(card, IPA_INBOUND_CHECKSUM,
  6132. IPA_CMD_ASS_START, 0);
  6133. if (rc) {
  6134. PRINT_WARN("Starting Inbound HW Checksumming failed on %s: "
  6135. "0x%x,\ncontinuing using Inbound SW Checksumming\n",
  6136. QETH_CARD_IFNAME(card), rc);
  6137. return rc;
  6138. }
  6139. rc = qeth_send_simple_setassparms(card, IPA_INBOUND_CHECKSUM,
  6140. IPA_CMD_ASS_ENABLE,
  6141. card->info.csum_mask);
  6142. if (rc) {
  6143. PRINT_WARN("Enabling Inbound HW Checksumming failed on %s: "
  6144. "0x%x,\ncontinuing using Inbound SW Checksumming\n",
  6145. QETH_CARD_IFNAME(card), rc);
  6146. return rc;
  6147. }
  6148. return 0;
  6149. }
  6150. static int
  6151. qeth_start_ipa_checksum(struct qeth_card *card)
  6152. {
  6153. int rc = 0;
  6154. QETH_DBF_TEXT(trace,3,"strtcsum");
  6155. if (card->options.checksum_type == NO_CHECKSUMMING) {
  6156. PRINT_WARN("Using no checksumming on %s.\n",
  6157. QETH_CARD_IFNAME(card));
  6158. return 0;
  6159. }
  6160. if (card->options.checksum_type == SW_CHECKSUMMING) {
  6161. PRINT_WARN("Using SW checksumming on %s.\n",
  6162. QETH_CARD_IFNAME(card));
  6163. return 0;
  6164. }
  6165. if (!qeth_is_supported(card, IPA_INBOUND_CHECKSUM)) {
  6166. PRINT_WARN("Inbound HW Checksumming not "
  6167. "supported on %s,\ncontinuing "
  6168. "using Inbound SW Checksumming\n",
  6169. QETH_CARD_IFNAME(card));
  6170. card->options.checksum_type = SW_CHECKSUMMING;
  6171. return 0;
  6172. }
  6173. rc = qeth_send_checksum_command(card);
  6174. if (!rc) {
  6175. PRINT_INFO("HW Checksumming (inbound) enabled \n");
  6176. }
  6177. return rc;
  6178. }
  6179. static int
  6180. qeth_start_ipa_tso(struct qeth_card *card)
  6181. {
  6182. int rc;
  6183. QETH_DBF_TEXT(trace,3,"sttso");
  6184. if (!qeth_is_supported(card, IPA_OUTBOUND_TSO)) {
  6185. PRINT_WARN("Outbound TSO not supported on %s\n",
  6186. QETH_CARD_IFNAME(card));
  6187. rc = -EOPNOTSUPP;
  6188. } else {
  6189. rc = qeth_send_simple_setassparms(card, IPA_OUTBOUND_TSO,
  6190. IPA_CMD_ASS_START,0);
  6191. if (rc)
  6192. PRINT_WARN("Could not start outbound TSO "
  6193. "assist on %s: rc=%i\n",
  6194. QETH_CARD_IFNAME(card), rc);
  6195. else
  6196. PRINT_INFO("Outbound TSO enabled\n");
  6197. }
  6198. if (rc && (card->options.large_send == QETH_LARGE_SEND_TSO)){
  6199. card->options.large_send = QETH_LARGE_SEND_NO;
  6200. card->dev->features &= ~ (NETIF_F_TSO | NETIF_F_SG);
  6201. }
  6202. return rc;
  6203. }
  6204. static int
  6205. qeth_start_ipassists(struct qeth_card *card)
  6206. {
  6207. QETH_DBF_TEXT(trace,3,"strtipas");
  6208. qeth_start_ipa_arp_processing(card); /* go on*/
  6209. qeth_start_ipa_ip_fragmentation(card); /* go on*/
  6210. qeth_start_ipa_source_mac(card); /* go on*/
  6211. qeth_start_ipa_vlan(card); /* go on*/
  6212. qeth_start_ipa_multicast(card); /* go on*/
  6213. qeth_start_ipa_ipv6(card); /* go on*/
  6214. qeth_start_ipa_broadcast(card); /* go on*/
  6215. qeth_start_ipa_checksum(card); /* go on*/
  6216. qeth_start_ipa_tso(card); /* go on*/
  6217. return 0;
  6218. }
  6219. static int
  6220. qeth_send_setrouting(struct qeth_card *card, enum qeth_routing_types type,
  6221. enum qeth_prot_versions prot)
  6222. {
  6223. int rc;
  6224. struct qeth_ipa_cmd *cmd;
  6225. struct qeth_cmd_buffer *iob;
  6226. QETH_DBF_TEXT(trace,4,"setroutg");
  6227. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETRTG, prot);
  6228. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6229. cmd->data.setrtg.type = (type);
  6230. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6231. return rc;
  6232. }
  6233. static void
  6234. qeth_correct_routing_type(struct qeth_card *card, enum qeth_routing_types *type,
  6235. enum qeth_prot_versions prot)
  6236. {
  6237. if (card->info.type == QETH_CARD_TYPE_IQD) {
  6238. switch (*type) {
  6239. case NO_ROUTER:
  6240. case PRIMARY_CONNECTOR:
  6241. case SECONDARY_CONNECTOR:
  6242. case MULTICAST_ROUTER:
  6243. return;
  6244. default:
  6245. goto out_inval;
  6246. }
  6247. } else {
  6248. switch (*type) {
  6249. case NO_ROUTER:
  6250. case PRIMARY_ROUTER:
  6251. case SECONDARY_ROUTER:
  6252. return;
  6253. case MULTICAST_ROUTER:
  6254. if (qeth_is_ipafunc_supported(card, prot,
  6255. IPA_OSA_MC_ROUTER))
  6256. return;
  6257. default:
  6258. goto out_inval;
  6259. }
  6260. }
  6261. out_inval:
  6262. PRINT_WARN("Routing type '%s' not supported for interface %s.\n"
  6263. "Router status set to 'no router'.\n",
  6264. ((*type == PRIMARY_ROUTER)? "primary router" :
  6265. (*type == SECONDARY_ROUTER)? "secondary router" :
  6266. (*type == PRIMARY_CONNECTOR)? "primary connector" :
  6267. (*type == SECONDARY_CONNECTOR)? "secondary connector" :
  6268. (*type == MULTICAST_ROUTER)? "multicast router" :
  6269. "unknown"),
  6270. card->dev->name);
  6271. *type = NO_ROUTER;
  6272. }
  6273. int
  6274. qeth_setrouting_v4(struct qeth_card *card)
  6275. {
  6276. int rc;
  6277. QETH_DBF_TEXT(trace,3,"setrtg4");
  6278. qeth_correct_routing_type(card, &card->options.route4.type,
  6279. QETH_PROT_IPV4);
  6280. rc = qeth_send_setrouting(card, card->options.route4.type,
  6281. QETH_PROT_IPV4);
  6282. if (rc) {
  6283. card->options.route4.type = NO_ROUTER;
  6284. PRINT_WARN("Error (0x%04x) while setting routing type on %s. "
  6285. "Type set to 'no router'.\n",
  6286. rc, QETH_CARD_IFNAME(card));
  6287. }
  6288. return rc;
  6289. }
  6290. int
  6291. qeth_setrouting_v6(struct qeth_card *card)
  6292. {
  6293. int rc = 0;
  6294. QETH_DBF_TEXT(trace,3,"setrtg6");
  6295. #ifdef CONFIG_QETH_IPV6
  6296. qeth_correct_routing_type(card, &card->options.route6.type,
  6297. QETH_PROT_IPV6);
  6298. if ((card->options.route6.type == NO_ROUTER) ||
  6299. ((card->info.type == QETH_CARD_TYPE_OSAE) &&
  6300. (card->options.route6.type == MULTICAST_ROUTER) &&
  6301. !qeth_is_supported6(card,IPA_OSA_MC_ROUTER)))
  6302. return 0;
  6303. rc = qeth_send_setrouting(card, card->options.route6.type,
  6304. QETH_PROT_IPV6);
  6305. if (rc) {
  6306. card->options.route6.type = NO_ROUTER;
  6307. PRINT_WARN("Error (0x%04x) while setting routing type on %s. "
  6308. "Type set to 'no router'.\n",
  6309. rc, QETH_CARD_IFNAME(card));
  6310. }
  6311. #endif
  6312. return rc;
  6313. }
  6314. int
  6315. qeth_set_large_send(struct qeth_card *card, enum qeth_large_send_types type)
  6316. {
  6317. int rc = 0;
  6318. if (card->dev == NULL) {
  6319. card->options.large_send = type;
  6320. return 0;
  6321. }
  6322. netif_stop_queue(card->dev);
  6323. card->options.large_send = type;
  6324. switch (card->options.large_send) {
  6325. case QETH_LARGE_SEND_EDDP:
  6326. card->dev->features |= NETIF_F_TSO | NETIF_F_SG;
  6327. break;
  6328. case QETH_LARGE_SEND_TSO:
  6329. if (qeth_is_supported(card, IPA_OUTBOUND_TSO)){
  6330. card->dev->features |= NETIF_F_TSO | NETIF_F_SG;
  6331. } else {
  6332. PRINT_WARN("TSO not supported on %s. "
  6333. "large_send set to 'no'.\n",
  6334. card->dev->name);
  6335. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG);
  6336. card->options.large_send = QETH_LARGE_SEND_NO;
  6337. rc = -EOPNOTSUPP;
  6338. }
  6339. break;
  6340. default: /* includes QETH_LARGE_SEND_NO */
  6341. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG);
  6342. break;
  6343. }
  6344. netif_wake_queue(card->dev);
  6345. return rc;
  6346. }
  6347. /*
  6348. * softsetup card: init IPA stuff
  6349. */
  6350. static int
  6351. qeth_softsetup_card(struct qeth_card *card)
  6352. {
  6353. int rc;
  6354. QETH_DBF_TEXT(setup, 2, "softsetp");
  6355. if ((rc = qeth_send_startlan(card, QETH_PROT_IPV4))){
  6356. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  6357. if (rc == 0xe080){
  6358. PRINT_WARN("LAN on card %s if offline! "
  6359. "Continuing softsetup.\n",
  6360. CARD_BUS_ID(card));
  6361. card->lan_online = 0;
  6362. } else
  6363. return rc;
  6364. } else
  6365. card->lan_online = 1;
  6366. if (card->options.layer2) {
  6367. card->dev->features |=
  6368. NETIF_F_HW_VLAN_FILTER |
  6369. NETIF_F_HW_VLAN_TX |
  6370. NETIF_F_HW_VLAN_RX;
  6371. card->dev->flags|=IFF_MULTICAST|IFF_BROADCAST;
  6372. card->info.broadcast_capable=1;
  6373. if ((rc = qeth_layer2_initialize(card))) {
  6374. QETH_DBF_TEXT_(setup, 2, "L2err%d", rc);
  6375. return rc;
  6376. }
  6377. #ifdef CONFIG_QETH_VLAN
  6378. qeth_layer2_process_vlans(card, 0);
  6379. #endif
  6380. goto out;
  6381. }
  6382. if ((card->options.large_send == QETH_LARGE_SEND_EDDP) ||
  6383. (card->options.large_send == QETH_LARGE_SEND_TSO))
  6384. card->dev->features |= NETIF_F_TSO | NETIF_F_SG;
  6385. else
  6386. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG);
  6387. if ((rc = qeth_setadapter_parms(card)))
  6388. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  6389. if ((rc = qeth_start_ipassists(card)))
  6390. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  6391. if ((rc = qeth_setrouting_v4(card)))
  6392. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  6393. if ((rc = qeth_setrouting_v6(card)))
  6394. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  6395. out:
  6396. netif_stop_queue(card->dev);
  6397. return 0;
  6398. }
  6399. #ifdef CONFIG_QETH_IPV6
  6400. static int
  6401. qeth_get_unique_id_cb(struct qeth_card *card, struct qeth_reply *reply,
  6402. unsigned long data)
  6403. {
  6404. struct qeth_ipa_cmd *cmd;
  6405. cmd = (struct qeth_ipa_cmd *) data;
  6406. if (cmd->hdr.return_code == 0)
  6407. card->info.unique_id = *((__u16 *)
  6408. &cmd->data.create_destroy_addr.unique_id[6]);
  6409. else {
  6410. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6411. UNIQUE_ID_NOT_BY_CARD;
  6412. PRINT_WARN("couldn't get a unique id from the card on device "
  6413. "%s (result=x%x), using default id. ipv6 "
  6414. "autoconfig on other lpars may lead to duplicate "
  6415. "ip addresses. please use manually "
  6416. "configured ones.\n",
  6417. CARD_BUS_ID(card), cmd->hdr.return_code);
  6418. }
  6419. return 0;
  6420. }
  6421. #endif
  6422. static int
  6423. qeth_put_unique_id(struct qeth_card *card)
  6424. {
  6425. int rc = 0;
  6426. #ifdef CONFIG_QETH_IPV6
  6427. struct qeth_cmd_buffer *iob;
  6428. struct qeth_ipa_cmd *cmd;
  6429. QETH_DBF_TEXT(trace,2,"puniqeid");
  6430. if ((card->info.unique_id & UNIQUE_ID_NOT_BY_CARD) ==
  6431. UNIQUE_ID_NOT_BY_CARD)
  6432. return -1;
  6433. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_DESTROY_ADDR,
  6434. QETH_PROT_IPV6);
  6435. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6436. *((__u16 *) &cmd->data.create_destroy_addr.unique_id[6]) =
  6437. card->info.unique_id;
  6438. memcpy(&cmd->data.create_destroy_addr.unique_id[0],
  6439. card->dev->dev_addr, OSA_ADDR_LEN);
  6440. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6441. #else
  6442. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6443. UNIQUE_ID_NOT_BY_CARD;
  6444. #endif
  6445. return rc;
  6446. }
  6447. /**
  6448. * Clear IP List
  6449. */
  6450. static void
  6451. qeth_clear_ip_list(struct qeth_card *card, int clean, int recover)
  6452. {
  6453. struct qeth_ipaddr *addr, *tmp;
  6454. unsigned long flags;
  6455. QETH_DBF_TEXT(trace,4,"clearip");
  6456. spin_lock_irqsave(&card->ip_lock, flags);
  6457. /* clear todo list */
  6458. list_for_each_entry_safe(addr, tmp, card->ip_tbd_list, entry){
  6459. list_del(&addr->entry);
  6460. kfree(addr);
  6461. }
  6462. while (!list_empty(&card->ip_list)) {
  6463. addr = list_entry(card->ip_list.next,
  6464. struct qeth_ipaddr, entry);
  6465. list_del_init(&addr->entry);
  6466. if (clean) {
  6467. spin_unlock_irqrestore(&card->ip_lock, flags);
  6468. qeth_deregister_addr_entry(card, addr);
  6469. spin_lock_irqsave(&card->ip_lock, flags);
  6470. }
  6471. if (!recover || addr->is_multicast) {
  6472. kfree(addr);
  6473. continue;
  6474. }
  6475. list_add_tail(&addr->entry, card->ip_tbd_list);
  6476. }
  6477. spin_unlock_irqrestore(&card->ip_lock, flags);
  6478. }
  6479. static void
  6480. qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  6481. int clear_start_mask)
  6482. {
  6483. unsigned long flags;
  6484. spin_lock_irqsave(&card->thread_mask_lock, flags);
  6485. card->thread_allowed_mask = threads;
  6486. if (clear_start_mask)
  6487. card->thread_start_mask &= threads;
  6488. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  6489. wake_up(&card->wait_q);
  6490. }
  6491. static inline int
  6492. qeth_threads_running(struct qeth_card *card, unsigned long threads)
  6493. {
  6494. unsigned long flags;
  6495. int rc = 0;
  6496. spin_lock_irqsave(&card->thread_mask_lock, flags);
  6497. rc = (card->thread_running_mask & threads);
  6498. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  6499. return rc;
  6500. }
  6501. static int
  6502. qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  6503. {
  6504. return wait_event_interruptible(card->wait_q,
  6505. qeth_threads_running(card, threads) == 0);
  6506. }
  6507. static int
  6508. qeth_stop_card(struct qeth_card *card, int recovery_mode)
  6509. {
  6510. int rc = 0;
  6511. QETH_DBF_TEXT(setup ,2,"stopcard");
  6512. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  6513. qeth_set_allowed_threads(card, 0, 1);
  6514. if (qeth_wait_for_threads(card, ~QETH_RECOVER_THREAD))
  6515. return -ERESTARTSYS;
  6516. if (card->read.state == CH_STATE_UP &&
  6517. card->write.state == CH_STATE_UP &&
  6518. (card->state == CARD_STATE_UP)) {
  6519. if(recovery_mode) {
  6520. qeth_stop(card->dev);
  6521. } else {
  6522. rtnl_lock();
  6523. dev_close(card->dev);
  6524. rtnl_unlock();
  6525. }
  6526. if (!card->use_hard_stop) {
  6527. __u8 *mac = &card->dev->dev_addr[0];
  6528. rc = qeth_layer2_send_delmac(card, mac);
  6529. QETH_DBF_TEXT_(setup, 2, "Lerr%d", rc);
  6530. if ((rc = qeth_send_stoplan(card)))
  6531. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  6532. }
  6533. card->state = CARD_STATE_SOFTSETUP;
  6534. }
  6535. if (card->state == CARD_STATE_SOFTSETUP) {
  6536. #ifdef CONFIG_QETH_VLAN
  6537. if (card->options.layer2)
  6538. qeth_layer2_process_vlans(card, 1);
  6539. #endif
  6540. qeth_clear_ip_list(card, !card->use_hard_stop, 1);
  6541. qeth_clear_ipacmd_list(card);
  6542. card->state = CARD_STATE_HARDSETUP;
  6543. }
  6544. if (card->state == CARD_STATE_HARDSETUP) {
  6545. if ((!card->use_hard_stop) &&
  6546. (!card->options.layer2))
  6547. if ((rc = qeth_put_unique_id(card)))
  6548. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  6549. qeth_qdio_clear_card(card, 0);
  6550. qeth_clear_qdio_buffers(card);
  6551. qeth_clear_working_pool_list(card);
  6552. card->state = CARD_STATE_DOWN;
  6553. }
  6554. if (card->state == CARD_STATE_DOWN) {
  6555. qeth_clear_cmd_buffers(&card->read);
  6556. qeth_clear_cmd_buffers(&card->write);
  6557. }
  6558. card->use_hard_stop = 0;
  6559. return rc;
  6560. }
  6561. static int
  6562. qeth_get_unique_id(struct qeth_card *card)
  6563. {
  6564. int rc = 0;
  6565. #ifdef CONFIG_QETH_IPV6
  6566. struct qeth_cmd_buffer *iob;
  6567. struct qeth_ipa_cmd *cmd;
  6568. QETH_DBF_TEXT(setup, 2, "guniqeid");
  6569. if (!qeth_is_supported(card,IPA_IPV6)) {
  6570. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6571. UNIQUE_ID_NOT_BY_CARD;
  6572. return 0;
  6573. }
  6574. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_CREATE_ADDR,
  6575. QETH_PROT_IPV6);
  6576. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6577. *((__u16 *) &cmd->data.create_destroy_addr.unique_id[6]) =
  6578. card->info.unique_id;
  6579. rc = qeth_send_ipa_cmd(card, iob, qeth_get_unique_id_cb, NULL);
  6580. #else
  6581. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6582. UNIQUE_ID_NOT_BY_CARD;
  6583. #endif
  6584. return rc;
  6585. }
  6586. static void
  6587. qeth_print_status_with_portname(struct qeth_card *card)
  6588. {
  6589. char dbf_text[15];
  6590. int i;
  6591. sprintf(dbf_text, "%s", card->info.portname + 1);
  6592. for (i = 0; i < 8; i++)
  6593. dbf_text[i] =
  6594. (char) _ebcasc[(__u8) dbf_text[i]];
  6595. dbf_text[8] = 0;
  6596. printk("qeth: Device %s/%s/%s is a%s card%s%s%s\n"
  6597. "with link type %s (portname: %s)\n",
  6598. CARD_RDEV_ID(card),
  6599. CARD_WDEV_ID(card),
  6600. CARD_DDEV_ID(card),
  6601. qeth_get_cardname(card),
  6602. (card->info.mcl_level[0]) ? " (level: " : "",
  6603. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  6604. (card->info.mcl_level[0]) ? ")" : "",
  6605. qeth_get_cardname_short(card),
  6606. dbf_text);
  6607. }
  6608. static void
  6609. qeth_print_status_no_portname(struct qeth_card *card)
  6610. {
  6611. if (card->info.portname[0])
  6612. printk("qeth: Device %s/%s/%s is a%s "
  6613. "card%s%s%s\nwith link type %s "
  6614. "(no portname needed by interface).\n",
  6615. CARD_RDEV_ID(card),
  6616. CARD_WDEV_ID(card),
  6617. CARD_DDEV_ID(card),
  6618. qeth_get_cardname(card),
  6619. (card->info.mcl_level[0]) ? " (level: " : "",
  6620. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  6621. (card->info.mcl_level[0]) ? ")" : "",
  6622. qeth_get_cardname_short(card));
  6623. else
  6624. printk("qeth: Device %s/%s/%s is a%s "
  6625. "card%s%s%s\nwith link type %s.\n",
  6626. CARD_RDEV_ID(card),
  6627. CARD_WDEV_ID(card),
  6628. CARD_DDEV_ID(card),
  6629. qeth_get_cardname(card),
  6630. (card->info.mcl_level[0]) ? " (level: " : "",
  6631. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  6632. (card->info.mcl_level[0]) ? ")" : "",
  6633. qeth_get_cardname_short(card));
  6634. }
  6635. static void
  6636. qeth_print_status_message(struct qeth_card *card)
  6637. {
  6638. switch (card->info.type) {
  6639. case QETH_CARD_TYPE_OSAE:
  6640. /* VM will use a non-zero first character
  6641. * to indicate a HiperSockets like reporting
  6642. * of the level OSA sets the first character to zero
  6643. * */
  6644. if (!card->info.mcl_level[0]) {
  6645. sprintf(card->info.mcl_level,"%02x%02x",
  6646. card->info.mcl_level[2],
  6647. card->info.mcl_level[3]);
  6648. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  6649. break;
  6650. }
  6651. /* fallthrough */
  6652. case QETH_CARD_TYPE_IQD:
  6653. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  6654. card->info.mcl_level[0]];
  6655. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  6656. card->info.mcl_level[1]];
  6657. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  6658. card->info.mcl_level[2]];
  6659. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  6660. card->info.mcl_level[3]];
  6661. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  6662. break;
  6663. default:
  6664. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  6665. }
  6666. if (card->info.portname_required)
  6667. qeth_print_status_with_portname(card);
  6668. else
  6669. qeth_print_status_no_portname(card);
  6670. }
  6671. static int
  6672. qeth_register_netdev(struct qeth_card *card)
  6673. {
  6674. QETH_DBF_TEXT(setup, 3, "regnetd");
  6675. if (card->dev->reg_state != NETREG_UNINITIALIZED) {
  6676. qeth_netdev_init(card->dev);
  6677. return 0;
  6678. }
  6679. /* sysfs magic */
  6680. SET_NETDEV_DEV(card->dev, &card->gdev->dev);
  6681. return register_netdev(card->dev);
  6682. }
  6683. static void
  6684. qeth_start_again(struct qeth_card *card, int recovery_mode)
  6685. {
  6686. QETH_DBF_TEXT(setup ,2, "startag");
  6687. if(recovery_mode) {
  6688. qeth_open(card->dev);
  6689. } else {
  6690. rtnl_lock();
  6691. dev_open(card->dev);
  6692. rtnl_unlock();
  6693. }
  6694. /* this also sets saved unicast addresses */
  6695. qeth_set_multicast_list(card->dev);
  6696. }
  6697. /* Layer 2 specific stuff */
  6698. #define IGNORE_PARAM_EQ(option,value,reset_value,msg) \
  6699. if (card->options.option == value) { \
  6700. PRINT_ERR("%s not supported with layer 2 " \
  6701. "functionality, ignoring option on read" \
  6702. "channel device %s .\n",msg,CARD_RDEV_ID(card)); \
  6703. card->options.option = reset_value; \
  6704. }
  6705. #define IGNORE_PARAM_NEQ(option,value,reset_value,msg) \
  6706. if (card->options.option != value) { \
  6707. PRINT_ERR("%s not supported with layer 2 " \
  6708. "functionality, ignoring option on read" \
  6709. "channel device %s .\n",msg,CARD_RDEV_ID(card)); \
  6710. card->options.option = reset_value; \
  6711. }
  6712. static void qeth_make_parameters_consistent(struct qeth_card *card)
  6713. {
  6714. if (card->options.layer2) {
  6715. if (card->info.type == QETH_CARD_TYPE_IQD) {
  6716. PRINT_ERR("Device %s does not support " \
  6717. "layer 2 functionality. " \
  6718. "Ignoring layer2 option.\n",CARD_BUS_ID(card));
  6719. }
  6720. IGNORE_PARAM_NEQ(route4.type, NO_ROUTER, NO_ROUTER,
  6721. "Routing options are");
  6722. #ifdef CONFIG_QETH_IPV6
  6723. IGNORE_PARAM_NEQ(route6.type, NO_ROUTER, NO_ROUTER,
  6724. "Routing options are");
  6725. #endif
  6726. IGNORE_PARAM_EQ(checksum_type, HW_CHECKSUMMING,
  6727. QETH_CHECKSUM_DEFAULT,
  6728. "Checksumming options are");
  6729. IGNORE_PARAM_NEQ(broadcast_mode, QETH_TR_BROADCAST_ALLRINGS,
  6730. QETH_TR_BROADCAST_ALLRINGS,
  6731. "Broadcast mode options are");
  6732. IGNORE_PARAM_NEQ(macaddr_mode, QETH_TR_MACADDR_NONCANONICAL,
  6733. QETH_TR_MACADDR_NONCANONICAL,
  6734. "Canonical MAC addr options are");
  6735. IGNORE_PARAM_NEQ(fake_broadcast, 0, 0,
  6736. "Broadcast faking options are");
  6737. IGNORE_PARAM_NEQ(add_hhlen, DEFAULT_ADD_HHLEN,
  6738. DEFAULT_ADD_HHLEN,"Option add_hhlen is");
  6739. IGNORE_PARAM_NEQ(fake_ll, 0, 0,"Option fake_ll is");
  6740. }
  6741. }
  6742. static int
  6743. __qeth_set_online(struct ccwgroup_device *gdev, int recovery_mode)
  6744. {
  6745. struct qeth_card *card = gdev->dev.driver_data;
  6746. int rc = 0;
  6747. enum qeth_card_states recover_flag;
  6748. BUG_ON(!card);
  6749. QETH_DBF_TEXT(setup ,2, "setonlin");
  6750. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  6751. qeth_set_allowed_threads(card, QETH_RECOVER_THREAD, 1);
  6752. if (qeth_wait_for_threads(card, ~QETH_RECOVER_THREAD)){
  6753. PRINT_WARN("set_online of card %s interrupted by user!\n",
  6754. CARD_BUS_ID(card));
  6755. return -ERESTARTSYS;
  6756. }
  6757. recover_flag = card->state;
  6758. if ((rc = ccw_device_set_online(CARD_RDEV(card))) ||
  6759. (rc = ccw_device_set_online(CARD_WDEV(card))) ||
  6760. (rc = ccw_device_set_online(CARD_DDEV(card)))){
  6761. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  6762. return -EIO;
  6763. }
  6764. if (card->options.layer2)
  6765. qeth_make_parameters_consistent(card);
  6766. if ((rc = qeth_hardsetup_card(card))){
  6767. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  6768. goto out_remove;
  6769. }
  6770. card->state = CARD_STATE_HARDSETUP;
  6771. if (!(rc = qeth_query_ipassists(card,QETH_PROT_IPV4)))
  6772. rc = qeth_get_unique_id(card);
  6773. if (rc && card->options.layer2 == 0) {
  6774. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  6775. goto out_remove;
  6776. }
  6777. qeth_print_status_message(card);
  6778. if ((rc = qeth_register_netdev(card))){
  6779. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  6780. goto out_remove;
  6781. }
  6782. if ((rc = qeth_softsetup_card(card))){
  6783. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  6784. goto out_remove;
  6785. }
  6786. card->state = CARD_STATE_SOFTSETUP;
  6787. if ((rc = qeth_init_qdio_queues(card))){
  6788. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  6789. goto out_remove;
  6790. }
  6791. /*maybe it was set offline without ifconfig down
  6792. * we can also use this state for recovery purposes*/
  6793. qeth_set_allowed_threads(card, 0xffffffff, 0);
  6794. if (recover_flag == CARD_STATE_RECOVER)
  6795. qeth_start_again(card, recovery_mode);
  6796. qeth_notify_processes();
  6797. return 0;
  6798. out_remove:
  6799. card->use_hard_stop = 1;
  6800. qeth_stop_card(card, 0);
  6801. ccw_device_set_offline(CARD_DDEV(card));
  6802. ccw_device_set_offline(CARD_WDEV(card));
  6803. ccw_device_set_offline(CARD_RDEV(card));
  6804. if (recover_flag == CARD_STATE_RECOVER)
  6805. card->state = CARD_STATE_RECOVER;
  6806. else
  6807. card->state = CARD_STATE_DOWN;
  6808. return -ENODEV;
  6809. }
  6810. static int
  6811. qeth_set_online(struct ccwgroup_device *gdev)
  6812. {
  6813. return __qeth_set_online(gdev, 0);
  6814. }
  6815. static struct ccw_device_id qeth_ids[] = {
  6816. {CCW_DEVICE(0x1731, 0x01), driver_info:QETH_CARD_TYPE_OSAE},
  6817. {CCW_DEVICE(0x1731, 0x05), driver_info:QETH_CARD_TYPE_IQD},
  6818. {},
  6819. };
  6820. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  6821. struct device *qeth_root_dev = NULL;
  6822. struct ccwgroup_driver qeth_ccwgroup_driver = {
  6823. .owner = THIS_MODULE,
  6824. .name = "qeth",
  6825. .driver_id = 0xD8C5E3C8,
  6826. .probe = qeth_probe_device,
  6827. .remove = qeth_remove_device,
  6828. .set_online = qeth_set_online,
  6829. .set_offline = qeth_set_offline,
  6830. };
  6831. struct ccw_driver qeth_ccw_driver = {
  6832. .name = "qeth",
  6833. .ids = qeth_ids,
  6834. .probe = ccwgroup_probe_ccwdev,
  6835. .remove = ccwgroup_remove_ccwdev,
  6836. };
  6837. static void
  6838. qeth_unregister_dbf_views(void)
  6839. {
  6840. if (qeth_dbf_setup)
  6841. debug_unregister(qeth_dbf_setup);
  6842. if (qeth_dbf_qerr)
  6843. debug_unregister(qeth_dbf_qerr);
  6844. if (qeth_dbf_sense)
  6845. debug_unregister(qeth_dbf_sense);
  6846. if (qeth_dbf_misc)
  6847. debug_unregister(qeth_dbf_misc);
  6848. if (qeth_dbf_data)
  6849. debug_unregister(qeth_dbf_data);
  6850. if (qeth_dbf_control)
  6851. debug_unregister(qeth_dbf_control);
  6852. if (qeth_dbf_trace)
  6853. debug_unregister(qeth_dbf_trace);
  6854. }
  6855. static int
  6856. qeth_register_dbf_views(void)
  6857. {
  6858. qeth_dbf_setup = debug_register(QETH_DBF_SETUP_NAME,
  6859. QETH_DBF_SETUP_PAGES,
  6860. QETH_DBF_SETUP_NR_AREAS,
  6861. QETH_DBF_SETUP_LEN);
  6862. qeth_dbf_misc = debug_register(QETH_DBF_MISC_NAME,
  6863. QETH_DBF_MISC_PAGES,
  6864. QETH_DBF_MISC_NR_AREAS,
  6865. QETH_DBF_MISC_LEN);
  6866. qeth_dbf_data = debug_register(QETH_DBF_DATA_NAME,
  6867. QETH_DBF_DATA_PAGES,
  6868. QETH_DBF_DATA_NR_AREAS,
  6869. QETH_DBF_DATA_LEN);
  6870. qeth_dbf_control = debug_register(QETH_DBF_CONTROL_NAME,
  6871. QETH_DBF_CONTROL_PAGES,
  6872. QETH_DBF_CONTROL_NR_AREAS,
  6873. QETH_DBF_CONTROL_LEN);
  6874. qeth_dbf_sense = debug_register(QETH_DBF_SENSE_NAME,
  6875. QETH_DBF_SENSE_PAGES,
  6876. QETH_DBF_SENSE_NR_AREAS,
  6877. QETH_DBF_SENSE_LEN);
  6878. qeth_dbf_qerr = debug_register(QETH_DBF_QERR_NAME,
  6879. QETH_DBF_QERR_PAGES,
  6880. QETH_DBF_QERR_NR_AREAS,
  6881. QETH_DBF_QERR_LEN);
  6882. qeth_dbf_trace = debug_register(QETH_DBF_TRACE_NAME,
  6883. QETH_DBF_TRACE_PAGES,
  6884. QETH_DBF_TRACE_NR_AREAS,
  6885. QETH_DBF_TRACE_LEN);
  6886. if ((qeth_dbf_setup == NULL) || (qeth_dbf_misc == NULL) ||
  6887. (qeth_dbf_data == NULL) || (qeth_dbf_control == NULL) ||
  6888. (qeth_dbf_sense == NULL) || (qeth_dbf_qerr == NULL) ||
  6889. (qeth_dbf_trace == NULL)) {
  6890. qeth_unregister_dbf_views();
  6891. return -ENOMEM;
  6892. }
  6893. debug_register_view(qeth_dbf_setup, &debug_hex_ascii_view);
  6894. debug_set_level(qeth_dbf_setup, QETH_DBF_SETUP_LEVEL);
  6895. debug_register_view(qeth_dbf_misc, &debug_hex_ascii_view);
  6896. debug_set_level(qeth_dbf_misc, QETH_DBF_MISC_LEVEL);
  6897. debug_register_view(qeth_dbf_data, &debug_hex_ascii_view);
  6898. debug_set_level(qeth_dbf_data, QETH_DBF_DATA_LEVEL);
  6899. debug_register_view(qeth_dbf_control, &debug_hex_ascii_view);
  6900. debug_set_level(qeth_dbf_control, QETH_DBF_CONTROL_LEVEL);
  6901. debug_register_view(qeth_dbf_sense, &debug_hex_ascii_view);
  6902. debug_set_level(qeth_dbf_sense, QETH_DBF_SENSE_LEVEL);
  6903. debug_register_view(qeth_dbf_qerr, &debug_hex_ascii_view);
  6904. debug_set_level(qeth_dbf_qerr, QETH_DBF_QERR_LEVEL);
  6905. debug_register_view(qeth_dbf_trace, &debug_hex_ascii_view);
  6906. debug_set_level(qeth_dbf_trace, QETH_DBF_TRACE_LEVEL);
  6907. return 0;
  6908. }
  6909. #ifdef CONFIG_QETH_IPV6
  6910. extern struct neigh_table arp_tbl;
  6911. static struct neigh_ops *arp_direct_ops;
  6912. static int (*qeth_old_arp_constructor) (struct neighbour *);
  6913. static struct neigh_ops arp_direct_ops_template = {
  6914. .family = AF_INET,
  6915. .destructor = NULL,
  6916. .solicit = NULL,
  6917. .error_report = NULL,
  6918. .output = dev_queue_xmit,
  6919. .connected_output = dev_queue_xmit,
  6920. .hh_output = dev_queue_xmit,
  6921. .queue_xmit = dev_queue_xmit
  6922. };
  6923. static int
  6924. qeth_arp_constructor(struct neighbour *neigh)
  6925. {
  6926. struct net_device *dev = neigh->dev;
  6927. struct in_device *in_dev;
  6928. struct neigh_parms *parms;
  6929. struct qeth_card *card;
  6930. card = qeth_get_card_from_dev(dev);
  6931. if (card == NULL)
  6932. goto out;
  6933. if((card->options.layer2) ||
  6934. (card->dev->hard_header == qeth_fake_header))
  6935. goto out;
  6936. rcu_read_lock();
  6937. in_dev = rcu_dereference(__in_dev_get(dev));
  6938. if (in_dev == NULL) {
  6939. rcu_read_unlock();
  6940. return -EINVAL;
  6941. }
  6942. parms = in_dev->arp_parms;
  6943. __neigh_parms_put(neigh->parms);
  6944. neigh->parms = neigh_parms_clone(parms);
  6945. rcu_read_unlock();
  6946. neigh->type = inet_addr_type(*(u32 *) neigh->primary_key);
  6947. neigh->nud_state = NUD_NOARP;
  6948. neigh->ops = arp_direct_ops;
  6949. neigh->output = neigh->ops->queue_xmit;
  6950. return 0;
  6951. out:
  6952. return qeth_old_arp_constructor(neigh);
  6953. }
  6954. #endif /*CONFIG_QETH_IPV6*/
  6955. /*
  6956. * IP address takeover related functions
  6957. */
  6958. static void
  6959. qeth_clear_ipato_list(struct qeth_card *card)
  6960. {
  6961. struct qeth_ipato_entry *ipatoe, *tmp;
  6962. unsigned long flags;
  6963. spin_lock_irqsave(&card->ip_lock, flags);
  6964. list_for_each_entry_safe(ipatoe, tmp, &card->ipato.entries, entry) {
  6965. list_del(&ipatoe->entry);
  6966. kfree(ipatoe);
  6967. }
  6968. spin_unlock_irqrestore(&card->ip_lock, flags);
  6969. }
  6970. int
  6971. qeth_add_ipato_entry(struct qeth_card *card, struct qeth_ipato_entry *new)
  6972. {
  6973. struct qeth_ipato_entry *ipatoe;
  6974. unsigned long flags;
  6975. int rc = 0;
  6976. QETH_DBF_TEXT(trace, 2, "addipato");
  6977. spin_lock_irqsave(&card->ip_lock, flags);
  6978. list_for_each_entry(ipatoe, &card->ipato.entries, entry){
  6979. if (ipatoe->proto != new->proto)
  6980. continue;
  6981. if (!memcmp(ipatoe->addr, new->addr,
  6982. (ipatoe->proto == QETH_PROT_IPV4)? 4:16) &&
  6983. (ipatoe->mask_bits == new->mask_bits)){
  6984. PRINT_WARN("ipato entry already exists!\n");
  6985. rc = -EEXIST;
  6986. break;
  6987. }
  6988. }
  6989. if (!rc) {
  6990. list_add_tail(&new->entry, &card->ipato.entries);
  6991. }
  6992. spin_unlock_irqrestore(&card->ip_lock, flags);
  6993. return rc;
  6994. }
  6995. void
  6996. qeth_del_ipato_entry(struct qeth_card *card, enum qeth_prot_versions proto,
  6997. u8 *addr, int mask_bits)
  6998. {
  6999. struct qeth_ipato_entry *ipatoe, *tmp;
  7000. unsigned long flags;
  7001. QETH_DBF_TEXT(trace, 2, "delipato");
  7002. spin_lock_irqsave(&card->ip_lock, flags);
  7003. list_for_each_entry_safe(ipatoe, tmp, &card->ipato.entries, entry){
  7004. if (ipatoe->proto != proto)
  7005. continue;
  7006. if (!memcmp(ipatoe->addr, addr,
  7007. (proto == QETH_PROT_IPV4)? 4:16) &&
  7008. (ipatoe->mask_bits == mask_bits)){
  7009. list_del(&ipatoe->entry);
  7010. kfree(ipatoe);
  7011. }
  7012. }
  7013. spin_unlock_irqrestore(&card->ip_lock, flags);
  7014. }
  7015. static inline void
  7016. qeth_convert_addr_to_bits(u8 *addr, u8 *bits, int len)
  7017. {
  7018. int i, j;
  7019. u8 octet;
  7020. for (i = 0; i < len; ++i){
  7021. octet = addr[i];
  7022. for (j = 7; j >= 0; --j){
  7023. bits[i*8 + j] = octet & 1;
  7024. octet >>= 1;
  7025. }
  7026. }
  7027. }
  7028. static int
  7029. qeth_is_addr_covered_by_ipato(struct qeth_card *card, struct qeth_ipaddr *addr)
  7030. {
  7031. struct qeth_ipato_entry *ipatoe;
  7032. u8 addr_bits[128] = {0, };
  7033. u8 ipatoe_bits[128] = {0, };
  7034. int rc = 0;
  7035. if (!card->ipato.enabled)
  7036. return 0;
  7037. qeth_convert_addr_to_bits((u8 *) &addr->u, addr_bits,
  7038. (addr->proto == QETH_PROT_IPV4)? 4:16);
  7039. list_for_each_entry(ipatoe, &card->ipato.entries, entry){
  7040. if (addr->proto != ipatoe->proto)
  7041. continue;
  7042. qeth_convert_addr_to_bits(ipatoe->addr, ipatoe_bits,
  7043. (ipatoe->proto==QETH_PROT_IPV4) ?
  7044. 4:16);
  7045. if (addr->proto == QETH_PROT_IPV4)
  7046. rc = !memcmp(addr_bits, ipatoe_bits,
  7047. min(32, ipatoe->mask_bits));
  7048. else
  7049. rc = !memcmp(addr_bits, ipatoe_bits,
  7050. min(128, ipatoe->mask_bits));
  7051. if (rc)
  7052. break;
  7053. }
  7054. /* invert? */
  7055. if ((addr->proto == QETH_PROT_IPV4) && card->ipato.invert4)
  7056. rc = !rc;
  7057. else if ((addr->proto == QETH_PROT_IPV6) && card->ipato.invert6)
  7058. rc = !rc;
  7059. return rc;
  7060. }
  7061. /*
  7062. * VIPA related functions
  7063. */
  7064. int
  7065. qeth_add_vipa(struct qeth_card *card, enum qeth_prot_versions proto,
  7066. const u8 *addr)
  7067. {
  7068. struct qeth_ipaddr *ipaddr;
  7069. unsigned long flags;
  7070. int rc = 0;
  7071. ipaddr = qeth_get_addr_buffer(proto);
  7072. if (ipaddr){
  7073. if (proto == QETH_PROT_IPV4){
  7074. QETH_DBF_TEXT(trace, 2, "addvipa4");
  7075. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7076. ipaddr->u.a4.mask = 0;
  7077. #ifdef CONFIG_QETH_IPV6
  7078. } else if (proto == QETH_PROT_IPV6){
  7079. QETH_DBF_TEXT(trace, 2, "addvipa6");
  7080. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7081. ipaddr->u.a6.pfxlen = 0;
  7082. #endif
  7083. }
  7084. ipaddr->type = QETH_IP_TYPE_VIPA;
  7085. ipaddr->set_flags = QETH_IPA_SETIP_VIPA_FLAG;
  7086. ipaddr->del_flags = QETH_IPA_DELIP_VIPA_FLAG;
  7087. } else
  7088. return -ENOMEM;
  7089. spin_lock_irqsave(&card->ip_lock, flags);
  7090. if (__qeth_address_exists_in_list(&card->ip_list, ipaddr, 0) ||
  7091. __qeth_address_exists_in_list(card->ip_tbd_list, ipaddr, 0))
  7092. rc = -EEXIST;
  7093. spin_unlock_irqrestore(&card->ip_lock, flags);
  7094. if (rc){
  7095. PRINT_WARN("Cannot add VIPA. Address already exists!\n");
  7096. return rc;
  7097. }
  7098. if (!qeth_add_ip(card, ipaddr))
  7099. kfree(ipaddr);
  7100. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7101. schedule_work(&card->kernel_thread_starter);
  7102. return rc;
  7103. }
  7104. void
  7105. qeth_del_vipa(struct qeth_card *card, enum qeth_prot_versions proto,
  7106. const u8 *addr)
  7107. {
  7108. struct qeth_ipaddr *ipaddr;
  7109. ipaddr = qeth_get_addr_buffer(proto);
  7110. if (ipaddr){
  7111. if (proto == QETH_PROT_IPV4){
  7112. QETH_DBF_TEXT(trace, 2, "delvipa4");
  7113. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7114. ipaddr->u.a4.mask = 0;
  7115. #ifdef CONFIG_QETH_IPV6
  7116. } else if (proto == QETH_PROT_IPV6){
  7117. QETH_DBF_TEXT(trace, 2, "delvipa6");
  7118. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7119. ipaddr->u.a6.pfxlen = 0;
  7120. #endif
  7121. }
  7122. ipaddr->type = QETH_IP_TYPE_VIPA;
  7123. } else
  7124. return;
  7125. if (!qeth_delete_ip(card, ipaddr))
  7126. kfree(ipaddr);
  7127. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7128. schedule_work(&card->kernel_thread_starter);
  7129. }
  7130. /*
  7131. * proxy ARP related functions
  7132. */
  7133. int
  7134. qeth_add_rxip(struct qeth_card *card, enum qeth_prot_versions proto,
  7135. const u8 *addr)
  7136. {
  7137. struct qeth_ipaddr *ipaddr;
  7138. unsigned long flags;
  7139. int rc = 0;
  7140. ipaddr = qeth_get_addr_buffer(proto);
  7141. if (ipaddr){
  7142. if (proto == QETH_PROT_IPV4){
  7143. QETH_DBF_TEXT(trace, 2, "addrxip4");
  7144. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7145. ipaddr->u.a4.mask = 0;
  7146. #ifdef CONFIG_QETH_IPV6
  7147. } else if (proto == QETH_PROT_IPV6){
  7148. QETH_DBF_TEXT(trace, 2, "addrxip6");
  7149. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7150. ipaddr->u.a6.pfxlen = 0;
  7151. #endif
  7152. }
  7153. ipaddr->type = QETH_IP_TYPE_RXIP;
  7154. ipaddr->set_flags = QETH_IPA_SETIP_TAKEOVER_FLAG;
  7155. ipaddr->del_flags = 0;
  7156. } else
  7157. return -ENOMEM;
  7158. spin_lock_irqsave(&card->ip_lock, flags);
  7159. if (__qeth_address_exists_in_list(&card->ip_list, ipaddr, 0) ||
  7160. __qeth_address_exists_in_list(card->ip_tbd_list, ipaddr, 0))
  7161. rc = -EEXIST;
  7162. spin_unlock_irqrestore(&card->ip_lock, flags);
  7163. if (rc){
  7164. PRINT_WARN("Cannot add RXIP. Address already exists!\n");
  7165. return rc;
  7166. }
  7167. if (!qeth_add_ip(card, ipaddr))
  7168. kfree(ipaddr);
  7169. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7170. schedule_work(&card->kernel_thread_starter);
  7171. return 0;
  7172. }
  7173. void
  7174. qeth_del_rxip(struct qeth_card *card, enum qeth_prot_versions proto,
  7175. const u8 *addr)
  7176. {
  7177. struct qeth_ipaddr *ipaddr;
  7178. ipaddr = qeth_get_addr_buffer(proto);
  7179. if (ipaddr){
  7180. if (proto == QETH_PROT_IPV4){
  7181. QETH_DBF_TEXT(trace, 2, "addrxip4");
  7182. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7183. ipaddr->u.a4.mask = 0;
  7184. #ifdef CONFIG_QETH_IPV6
  7185. } else if (proto == QETH_PROT_IPV6){
  7186. QETH_DBF_TEXT(trace, 2, "addrxip6");
  7187. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7188. ipaddr->u.a6.pfxlen = 0;
  7189. #endif
  7190. }
  7191. ipaddr->type = QETH_IP_TYPE_RXIP;
  7192. } else
  7193. return;
  7194. if (!qeth_delete_ip(card, ipaddr))
  7195. kfree(ipaddr);
  7196. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7197. schedule_work(&card->kernel_thread_starter);
  7198. }
  7199. /**
  7200. * IP event handler
  7201. */
  7202. static int
  7203. qeth_ip_event(struct notifier_block *this,
  7204. unsigned long event,void *ptr)
  7205. {
  7206. struct in_ifaddr *ifa = (struct in_ifaddr *)ptr;
  7207. struct net_device *dev =(struct net_device *) ifa->ifa_dev->dev;
  7208. struct qeth_ipaddr *addr;
  7209. struct qeth_card *card;
  7210. QETH_DBF_TEXT(trace,3,"ipevent");
  7211. card = qeth_get_card_from_dev(dev);
  7212. if (!card)
  7213. return NOTIFY_DONE;
  7214. if (card->options.layer2)
  7215. return NOTIFY_DONE;
  7216. addr = qeth_get_addr_buffer(QETH_PROT_IPV4);
  7217. if (addr != NULL) {
  7218. addr->u.a4.addr = ifa->ifa_address;
  7219. addr->u.a4.mask = ifa->ifa_mask;
  7220. addr->type = QETH_IP_TYPE_NORMAL;
  7221. } else
  7222. goto out;
  7223. switch(event) {
  7224. case NETDEV_UP:
  7225. if (!qeth_add_ip(card, addr))
  7226. kfree(addr);
  7227. break;
  7228. case NETDEV_DOWN:
  7229. if (!qeth_delete_ip(card, addr))
  7230. kfree(addr);
  7231. break;
  7232. default:
  7233. break;
  7234. }
  7235. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7236. schedule_work(&card->kernel_thread_starter);
  7237. out:
  7238. return NOTIFY_DONE;
  7239. }
  7240. static struct notifier_block qeth_ip_notifier = {
  7241. qeth_ip_event,
  7242. 0
  7243. };
  7244. #ifdef CONFIG_QETH_IPV6
  7245. /**
  7246. * IPv6 event handler
  7247. */
  7248. static int
  7249. qeth_ip6_event(struct notifier_block *this,
  7250. unsigned long event,void *ptr)
  7251. {
  7252. struct inet6_ifaddr *ifa = (struct inet6_ifaddr *)ptr;
  7253. struct net_device *dev = (struct net_device *)ifa->idev->dev;
  7254. struct qeth_ipaddr *addr;
  7255. struct qeth_card *card;
  7256. QETH_DBF_TEXT(trace,3,"ip6event");
  7257. card = qeth_get_card_from_dev(dev);
  7258. if (!card)
  7259. return NOTIFY_DONE;
  7260. if (!qeth_is_supported(card, IPA_IPV6))
  7261. return NOTIFY_DONE;
  7262. addr = qeth_get_addr_buffer(QETH_PROT_IPV6);
  7263. if (addr != NULL) {
  7264. memcpy(&addr->u.a6.addr, &ifa->addr, sizeof(struct in6_addr));
  7265. addr->u.a6.pfxlen = ifa->prefix_len;
  7266. addr->type = QETH_IP_TYPE_NORMAL;
  7267. } else
  7268. goto out;
  7269. switch(event) {
  7270. case NETDEV_UP:
  7271. if (!qeth_add_ip(card, addr))
  7272. kfree(addr);
  7273. break;
  7274. case NETDEV_DOWN:
  7275. if (!qeth_delete_ip(card, addr))
  7276. kfree(addr);
  7277. break;
  7278. default:
  7279. break;
  7280. }
  7281. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7282. schedule_work(&card->kernel_thread_starter);
  7283. out:
  7284. return NOTIFY_DONE;
  7285. }
  7286. static struct notifier_block qeth_ip6_notifier = {
  7287. qeth_ip6_event,
  7288. 0
  7289. };
  7290. #endif
  7291. static int
  7292. __qeth_reboot_event_card(struct device *dev, void *data)
  7293. {
  7294. struct qeth_card *card;
  7295. card = (struct qeth_card *) dev->driver_data;
  7296. qeth_clear_ip_list(card, 0, 0);
  7297. qeth_qdio_clear_card(card, 0);
  7298. return 0;
  7299. }
  7300. static int
  7301. qeth_reboot_event(struct notifier_block *this, unsigned long event, void *ptr)
  7302. {
  7303. driver_for_each_device(&qeth_ccwgroup_driver.driver, NULL, NULL,
  7304. __qeth_reboot_event_card);
  7305. return NOTIFY_DONE;
  7306. }
  7307. static struct notifier_block qeth_reboot_notifier = {
  7308. qeth_reboot_event,
  7309. 0
  7310. };
  7311. static int
  7312. qeth_register_notifiers(void)
  7313. {
  7314. int r;
  7315. QETH_DBF_TEXT(trace,5,"regnotif");
  7316. if ((r = register_reboot_notifier(&qeth_reboot_notifier)))
  7317. return r;
  7318. if ((r = register_inetaddr_notifier(&qeth_ip_notifier)))
  7319. goto out_reboot;
  7320. #ifdef CONFIG_QETH_IPV6
  7321. if ((r = register_inet6addr_notifier(&qeth_ip6_notifier)))
  7322. goto out_ipv4;
  7323. #endif
  7324. return 0;
  7325. #ifdef CONFIG_QETH_IPV6
  7326. out_ipv4:
  7327. unregister_inetaddr_notifier(&qeth_ip_notifier);
  7328. #endif
  7329. out_reboot:
  7330. unregister_reboot_notifier(&qeth_reboot_notifier);
  7331. return r;
  7332. }
  7333. /**
  7334. * unregister all event notifiers
  7335. */
  7336. static void
  7337. qeth_unregister_notifiers(void)
  7338. {
  7339. QETH_DBF_TEXT(trace,5,"unregnot");
  7340. BUG_ON(unregister_reboot_notifier(&qeth_reboot_notifier));
  7341. BUG_ON(unregister_inetaddr_notifier(&qeth_ip_notifier));
  7342. #ifdef CONFIG_QETH_IPV6
  7343. BUG_ON(unregister_inet6addr_notifier(&qeth_ip6_notifier));
  7344. #endif /* QETH_IPV6 */
  7345. }
  7346. #ifdef CONFIG_QETH_IPV6
  7347. static int
  7348. qeth_ipv6_init(void)
  7349. {
  7350. qeth_old_arp_constructor = arp_tbl.constructor;
  7351. write_lock(&arp_tbl.lock);
  7352. arp_tbl.constructor = qeth_arp_constructor;
  7353. write_unlock(&arp_tbl.lock);
  7354. arp_direct_ops = (struct neigh_ops*)
  7355. kmalloc(sizeof(struct neigh_ops), GFP_KERNEL);
  7356. if (!arp_direct_ops)
  7357. return -ENOMEM;
  7358. memcpy(arp_direct_ops, &arp_direct_ops_template,
  7359. sizeof(struct neigh_ops));
  7360. return 0;
  7361. }
  7362. static void
  7363. qeth_ipv6_uninit(void)
  7364. {
  7365. write_lock(&arp_tbl.lock);
  7366. arp_tbl.constructor = qeth_old_arp_constructor;
  7367. write_unlock(&arp_tbl.lock);
  7368. kfree(arp_direct_ops);
  7369. }
  7370. #endif /* CONFIG_QETH_IPV6 */
  7371. static void
  7372. qeth_sysfs_unregister(void)
  7373. {
  7374. qeth_remove_driver_attributes();
  7375. ccw_driver_unregister(&qeth_ccw_driver);
  7376. ccwgroup_driver_unregister(&qeth_ccwgroup_driver);
  7377. s390_root_dev_unregister(qeth_root_dev);
  7378. }
  7379. /**
  7380. * register qeth at sysfs
  7381. */
  7382. static int
  7383. qeth_sysfs_register(void)
  7384. {
  7385. int rc=0;
  7386. rc = ccwgroup_driver_register(&qeth_ccwgroup_driver);
  7387. if (rc)
  7388. return rc;
  7389. rc = ccw_driver_register(&qeth_ccw_driver);
  7390. if (rc)
  7391. return rc;
  7392. rc = qeth_create_driver_attributes();
  7393. if (rc)
  7394. return rc;
  7395. qeth_root_dev = s390_root_dev_register("qeth");
  7396. if (IS_ERR(qeth_root_dev)) {
  7397. rc = PTR_ERR(qeth_root_dev);
  7398. return rc;
  7399. }
  7400. return 0;
  7401. }
  7402. /***
  7403. * init function
  7404. */
  7405. static int __init
  7406. qeth_init(void)
  7407. {
  7408. int rc=0;
  7409. PRINT_INFO("loading %s (%s/%s/%s/%s/%s/%s/%s %s %s)\n",
  7410. version, VERSION_QETH_C, VERSION_QETH_H,
  7411. VERSION_QETH_MPC_H, VERSION_QETH_MPC_C,
  7412. VERSION_QETH_FS_H, VERSION_QETH_PROC_C,
  7413. VERSION_QETH_SYS_C, QETH_VERSION_IPV6,
  7414. QETH_VERSION_VLAN);
  7415. INIT_LIST_HEAD(&qeth_card_list.list);
  7416. INIT_LIST_HEAD(&qeth_notify_list);
  7417. spin_lock_init(&qeth_notify_lock);
  7418. rwlock_init(&qeth_card_list.rwlock);
  7419. if (qeth_register_dbf_views())
  7420. goto out_err;
  7421. if (qeth_sysfs_register())
  7422. goto out_sysfs;
  7423. #ifdef CONFIG_QETH_IPV6
  7424. if (qeth_ipv6_init()) {
  7425. PRINT_ERR("Out of memory during ipv6 init.\n");
  7426. goto out_sysfs;
  7427. }
  7428. #endif /* QETH_IPV6 */
  7429. if (qeth_register_notifiers())
  7430. goto out_ipv6;
  7431. if (qeth_create_procfs_entries())
  7432. goto out_notifiers;
  7433. return rc;
  7434. out_notifiers:
  7435. qeth_unregister_notifiers();
  7436. out_ipv6:
  7437. #ifdef CONFIG_QETH_IPV6
  7438. qeth_ipv6_uninit();
  7439. #endif /* QETH_IPV6 */
  7440. out_sysfs:
  7441. qeth_sysfs_unregister();
  7442. qeth_unregister_dbf_views();
  7443. out_err:
  7444. PRINT_ERR("Initialization failed");
  7445. return rc;
  7446. }
  7447. static void
  7448. __exit qeth_exit(void)
  7449. {
  7450. struct qeth_card *card, *tmp;
  7451. unsigned long flags;
  7452. QETH_DBF_TEXT(trace,1, "cleanup.");
  7453. /*
  7454. * Weed would not need to clean up our devices here, because the
  7455. * common device layer calls qeth_remove_device for each device
  7456. * as soon as we unregister our driver (done in qeth_sysfs_unregister).
  7457. * But we do cleanup here so we can do a "soft" shutdown of our cards.
  7458. * qeth_remove_device called by the common device layer would otherwise
  7459. * do a "hard" shutdown (card->use_hard_stop is set to one in
  7460. * qeth_remove_device).
  7461. */
  7462. again:
  7463. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  7464. list_for_each_entry_safe(card, tmp, &qeth_card_list.list, list){
  7465. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  7466. qeth_set_offline(card->gdev);
  7467. qeth_remove_device(card->gdev);
  7468. goto again;
  7469. }
  7470. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  7471. #ifdef CONFIG_QETH_IPV6
  7472. qeth_ipv6_uninit();
  7473. #endif
  7474. qeth_unregister_notifiers();
  7475. qeth_remove_procfs_entries();
  7476. qeth_sysfs_unregister();
  7477. qeth_unregister_dbf_views();
  7478. printk("qeth: removed\n");
  7479. }
  7480. module_init(qeth_init);
  7481. module_exit(qeth_exit);
  7482. MODULE_AUTHOR("Frank Pavlic <pavlic@de.ibm.com>");
  7483. MODULE_DESCRIPTION("Linux on zSeries OSA Express and HiperSockets support\n" \
  7484. "Copyright 2000,2003 IBM Corporation\n");
  7485. MODULE_LICENSE("GPL");