xhci-hub.c 30 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064
  1. /*
  2. * xHCI host controller driver
  3. *
  4. * Copyright (C) 2008 Intel Corp.
  5. *
  6. * Author: Sarah Sharp
  7. * Some code borrowed from the Linux EHCI driver.
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. *
  13. * This program is distributed in the hope that it will be useful, but
  14. * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
  15. * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
  16. * for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software Foundation,
  20. * Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  21. */
  22. #include <linux/gfp.h>
  23. #include <asm/unaligned.h>
  24. #include "xhci.h"
  25. #define PORT_WAKE_BITS (PORT_WKOC_E | PORT_WKDISC_E | PORT_WKCONN_E)
  26. #define PORT_RWC_BITS (PORT_CSC | PORT_PEC | PORT_WRC | PORT_OCC | \
  27. PORT_RC | PORT_PLC | PORT_PE)
  28. /* usb 1.1 root hub device descriptor */
  29. static u8 usb_bos_descriptor [] = {
  30. USB_DT_BOS_SIZE, /* __u8 bLength, 5 bytes */
  31. USB_DT_BOS, /* __u8 bDescriptorType */
  32. 0x0F, 0x00, /* __le16 wTotalLength, 15 bytes */
  33. 0x1, /* __u8 bNumDeviceCaps */
  34. /* First device capability */
  35. USB_DT_USB_SS_CAP_SIZE, /* __u8 bLength, 10 bytes */
  36. USB_DT_DEVICE_CAPABILITY, /* Device Capability */
  37. USB_SS_CAP_TYPE, /* bDevCapabilityType, SUPERSPEED_USB */
  38. 0x00, /* bmAttributes, LTM off by default */
  39. USB_5GBPS_OPERATION, 0x00, /* wSpeedsSupported, 5Gbps only */
  40. 0x03, /* bFunctionalitySupport,
  41. USB 3.0 speed only */
  42. 0x00, /* bU1DevExitLat, set later. */
  43. 0x00, 0x00 /* __le16 bU2DevExitLat, set later. */
  44. };
  45. static void xhci_common_hub_descriptor(struct xhci_hcd *xhci,
  46. struct usb_hub_descriptor *desc, int ports)
  47. {
  48. u16 temp;
  49. desc->bPwrOn2PwrGood = 10; /* xhci section 5.4.9 says 20ms max */
  50. desc->bHubContrCurrent = 0;
  51. desc->bNbrPorts = ports;
  52. temp = 0;
  53. /* Bits 1:0 - support per-port power switching, or power always on */
  54. if (HCC_PPC(xhci->hcc_params))
  55. temp |= HUB_CHAR_INDV_PORT_LPSM;
  56. else
  57. temp |= HUB_CHAR_NO_LPSM;
  58. /* Bit 2 - root hubs are not part of a compound device */
  59. /* Bits 4:3 - individual port over current protection */
  60. temp |= HUB_CHAR_INDV_PORT_OCPM;
  61. /* Bits 6:5 - no TTs in root ports */
  62. /* Bit 7 - no port indicators */
  63. desc->wHubCharacteristics = cpu_to_le16(temp);
  64. }
  65. /* Fill in the USB 2.0 roothub descriptor */
  66. static void xhci_usb2_hub_descriptor(struct usb_hcd *hcd, struct xhci_hcd *xhci,
  67. struct usb_hub_descriptor *desc)
  68. {
  69. int ports;
  70. u16 temp;
  71. __u8 port_removable[(USB_MAXCHILDREN + 1 + 7) / 8];
  72. u32 portsc;
  73. unsigned int i;
  74. ports = xhci->num_usb2_ports;
  75. xhci_common_hub_descriptor(xhci, desc, ports);
  76. desc->bDescriptorType = USB_DT_HUB;
  77. temp = 1 + (ports / 8);
  78. desc->bDescLength = USB_DT_HUB_NONVAR_SIZE + 2 * temp;
  79. /* The Device Removable bits are reported on a byte granularity.
  80. * If the port doesn't exist within that byte, the bit is set to 0.
  81. */
  82. memset(port_removable, 0, sizeof(port_removable));
  83. for (i = 0; i < ports; i++) {
  84. portsc = xhci_readl(xhci, xhci->usb2_ports[i]);
  85. /* If a device is removable, PORTSC reports a 0, same as in the
  86. * hub descriptor DeviceRemovable bits.
  87. */
  88. if (portsc & PORT_DEV_REMOVE)
  89. /* This math is hairy because bit 0 of DeviceRemovable
  90. * is reserved, and bit 1 is for port 1, etc.
  91. */
  92. port_removable[(i + 1) / 8] |= 1 << ((i + 1) % 8);
  93. }
  94. /* ch11.h defines a hub descriptor that has room for USB_MAXCHILDREN
  95. * ports on it. The USB 2.0 specification says that there are two
  96. * variable length fields at the end of the hub descriptor:
  97. * DeviceRemovable and PortPwrCtrlMask. But since we can have less than
  98. * USB_MAXCHILDREN ports, we may need to use the DeviceRemovable array
  99. * to set PortPwrCtrlMask bits. PortPwrCtrlMask must always be set to
  100. * 0xFF, so we initialize the both arrays (DeviceRemovable and
  101. * PortPwrCtrlMask) to 0xFF. Then we set the DeviceRemovable for each
  102. * set of ports that actually exist.
  103. */
  104. memset(desc->u.hs.DeviceRemovable, 0xff,
  105. sizeof(desc->u.hs.DeviceRemovable));
  106. memset(desc->u.hs.PortPwrCtrlMask, 0xff,
  107. sizeof(desc->u.hs.PortPwrCtrlMask));
  108. for (i = 0; i < (ports + 1 + 7) / 8; i++)
  109. memset(&desc->u.hs.DeviceRemovable[i], port_removable[i],
  110. sizeof(__u8));
  111. }
  112. /* Fill in the USB 3.0 roothub descriptor */
  113. static void xhci_usb3_hub_descriptor(struct usb_hcd *hcd, struct xhci_hcd *xhci,
  114. struct usb_hub_descriptor *desc)
  115. {
  116. int ports;
  117. u16 port_removable;
  118. u32 portsc;
  119. unsigned int i;
  120. ports = xhci->num_usb3_ports;
  121. xhci_common_hub_descriptor(xhci, desc, ports);
  122. desc->bDescriptorType = USB_DT_SS_HUB;
  123. desc->bDescLength = USB_DT_SS_HUB_SIZE;
  124. /* header decode latency should be zero for roothubs,
  125. * see section 4.23.5.2.
  126. */
  127. desc->u.ss.bHubHdrDecLat = 0;
  128. desc->u.ss.wHubDelay = 0;
  129. port_removable = 0;
  130. /* bit 0 is reserved, bit 1 is for port 1, etc. */
  131. for (i = 0; i < ports; i++) {
  132. portsc = xhci_readl(xhci, xhci->usb3_ports[i]);
  133. if (portsc & PORT_DEV_REMOVE)
  134. port_removable |= 1 << (i + 1);
  135. }
  136. memset(&desc->u.ss.DeviceRemovable,
  137. (__force __u16) cpu_to_le16(port_removable),
  138. sizeof(__u16));
  139. }
  140. static void xhci_hub_descriptor(struct usb_hcd *hcd, struct xhci_hcd *xhci,
  141. struct usb_hub_descriptor *desc)
  142. {
  143. if (hcd->speed == HCD_USB3)
  144. xhci_usb3_hub_descriptor(hcd, xhci, desc);
  145. else
  146. xhci_usb2_hub_descriptor(hcd, xhci, desc);
  147. }
  148. static unsigned int xhci_port_speed(unsigned int port_status)
  149. {
  150. if (DEV_LOWSPEED(port_status))
  151. return USB_PORT_STAT_LOW_SPEED;
  152. if (DEV_HIGHSPEED(port_status))
  153. return USB_PORT_STAT_HIGH_SPEED;
  154. /*
  155. * FIXME: Yes, we should check for full speed, but the core uses that as
  156. * a default in portspeed() in usb/core/hub.c (which is the only place
  157. * USB_PORT_STAT_*_SPEED is used).
  158. */
  159. return 0;
  160. }
  161. /*
  162. * These bits are Read Only (RO) and should be saved and written to the
  163. * registers: 0, 3, 10:13, 30
  164. * connect status, over-current status, port speed, and device removable.
  165. * connect status and port speed are also sticky - meaning they're in
  166. * the AUX well and they aren't changed by a hot, warm, or cold reset.
  167. */
  168. #define XHCI_PORT_RO ((1<<0) | (1<<3) | (0xf<<10) | (1<<30))
  169. /*
  170. * These bits are RW; writing a 0 clears the bit, writing a 1 sets the bit:
  171. * bits 5:8, 9, 14:15, 25:27
  172. * link state, port power, port indicator state, "wake on" enable state
  173. */
  174. #define XHCI_PORT_RWS ((0xf<<5) | (1<<9) | (0x3<<14) | (0x7<<25))
  175. /*
  176. * These bits are RW; writing a 1 sets the bit, writing a 0 has no effect:
  177. * bit 4 (port reset)
  178. */
  179. #define XHCI_PORT_RW1S ((1<<4))
  180. /*
  181. * These bits are RW; writing a 1 clears the bit, writing a 0 has no effect:
  182. * bits 1, 17, 18, 19, 20, 21, 22, 23
  183. * port enable/disable, and
  184. * change bits: connect, PED, warm port reset changed (reserved zero for USB 2.0 ports),
  185. * over-current, reset, link state, and L1 change
  186. */
  187. #define XHCI_PORT_RW1CS ((1<<1) | (0x7f<<17))
  188. /*
  189. * Bit 16 is RW, and writing a '1' to it causes the link state control to be
  190. * latched in
  191. */
  192. #define XHCI_PORT_RW ((1<<16))
  193. /*
  194. * These bits are Reserved Zero (RsvdZ) and zero should be written to them:
  195. * bits 2, 24, 28:31
  196. */
  197. #define XHCI_PORT_RZ ((1<<2) | (1<<24) | (0xf<<28))
  198. /*
  199. * Given a port state, this function returns a value that would result in the
  200. * port being in the same state, if the value was written to the port status
  201. * control register.
  202. * Save Read Only (RO) bits and save read/write bits where
  203. * writing a 0 clears the bit and writing a 1 sets the bit (RWS).
  204. * For all other types (RW1S, RW1CS, RW, and RZ), writing a '0' has no effect.
  205. */
  206. u32 xhci_port_state_to_neutral(u32 state)
  207. {
  208. /* Save read-only status and port state */
  209. return (state & XHCI_PORT_RO) | (state & XHCI_PORT_RWS);
  210. }
  211. /*
  212. * find slot id based on port number.
  213. * @port: The one-based port number from one of the two split roothubs.
  214. */
  215. int xhci_find_slot_id_by_port(struct usb_hcd *hcd, struct xhci_hcd *xhci,
  216. u16 port)
  217. {
  218. int slot_id;
  219. int i;
  220. enum usb_device_speed speed;
  221. slot_id = 0;
  222. for (i = 0; i < MAX_HC_SLOTS; i++) {
  223. if (!xhci->devs[i])
  224. continue;
  225. speed = xhci->devs[i]->udev->speed;
  226. if (((speed == USB_SPEED_SUPER) == (hcd->speed == HCD_USB3))
  227. && xhci->devs[i]->fake_port == port) {
  228. slot_id = i;
  229. break;
  230. }
  231. }
  232. return slot_id;
  233. }
  234. /*
  235. * Stop device
  236. * It issues stop endpoint command for EP 0 to 30. And wait the last command
  237. * to complete.
  238. * suspend will set to 1, if suspend bit need to set in command.
  239. */
  240. static int xhci_stop_device(struct xhci_hcd *xhci, int slot_id, int suspend)
  241. {
  242. struct xhci_virt_device *virt_dev;
  243. struct xhci_command *cmd;
  244. unsigned long flags;
  245. int timeleft;
  246. int ret;
  247. int i;
  248. ret = 0;
  249. virt_dev = xhci->devs[slot_id];
  250. cmd = xhci_alloc_command(xhci, false, true, GFP_NOIO);
  251. if (!cmd) {
  252. xhci_dbg(xhci, "Couldn't allocate command structure.\n");
  253. return -ENOMEM;
  254. }
  255. spin_lock_irqsave(&xhci->lock, flags);
  256. for (i = LAST_EP_INDEX; i > 0; i--) {
  257. if (virt_dev->eps[i].ring && virt_dev->eps[i].ring->dequeue)
  258. xhci_queue_stop_endpoint(xhci, slot_id, i, suspend);
  259. }
  260. cmd->command_trb = xhci->cmd_ring->enqueue;
  261. list_add_tail(&cmd->cmd_list, &virt_dev->cmd_list);
  262. xhci_queue_stop_endpoint(xhci, slot_id, 0, suspend);
  263. xhci_ring_cmd_db(xhci);
  264. spin_unlock_irqrestore(&xhci->lock, flags);
  265. /* Wait for last stop endpoint command to finish */
  266. timeleft = wait_for_completion_interruptible_timeout(
  267. cmd->completion,
  268. USB_CTRL_SET_TIMEOUT);
  269. if (timeleft <= 0) {
  270. xhci_warn(xhci, "%s while waiting for stop endpoint command\n",
  271. timeleft == 0 ? "Timeout" : "Signal");
  272. spin_lock_irqsave(&xhci->lock, flags);
  273. /* The timeout might have raced with the event ring handler, so
  274. * only delete from the list if the item isn't poisoned.
  275. */
  276. if (cmd->cmd_list.next != LIST_POISON1)
  277. list_del(&cmd->cmd_list);
  278. spin_unlock_irqrestore(&xhci->lock, flags);
  279. ret = -ETIME;
  280. goto command_cleanup;
  281. }
  282. command_cleanup:
  283. xhci_free_command(xhci, cmd);
  284. return ret;
  285. }
  286. /*
  287. * Ring device, it rings the all doorbells unconditionally.
  288. */
  289. void xhci_ring_device(struct xhci_hcd *xhci, int slot_id)
  290. {
  291. int i;
  292. for (i = 0; i < LAST_EP_INDEX + 1; i++)
  293. if (xhci->devs[slot_id]->eps[i].ring &&
  294. xhci->devs[slot_id]->eps[i].ring->dequeue)
  295. xhci_ring_ep_doorbell(xhci, slot_id, i, 0);
  296. return;
  297. }
  298. static void xhci_disable_port(struct usb_hcd *hcd, struct xhci_hcd *xhci,
  299. u16 wIndex, __le32 __iomem *addr, u32 port_status)
  300. {
  301. /* Don't allow the USB core to disable SuperSpeed ports. */
  302. if (hcd->speed == HCD_USB3) {
  303. xhci_dbg(xhci, "Ignoring request to disable "
  304. "SuperSpeed port.\n");
  305. return;
  306. }
  307. /* Write 1 to disable the port */
  308. xhci_writel(xhci, port_status | PORT_PE, addr);
  309. port_status = xhci_readl(xhci, addr);
  310. xhci_dbg(xhci, "disable port, actual port %d status = 0x%x\n",
  311. wIndex, port_status);
  312. }
  313. static void xhci_clear_port_change_bit(struct xhci_hcd *xhci, u16 wValue,
  314. u16 wIndex, __le32 __iomem *addr, u32 port_status)
  315. {
  316. char *port_change_bit;
  317. u32 status;
  318. switch (wValue) {
  319. case USB_PORT_FEAT_C_RESET:
  320. status = PORT_RC;
  321. port_change_bit = "reset";
  322. break;
  323. case USB_PORT_FEAT_C_BH_PORT_RESET:
  324. status = PORT_WRC;
  325. port_change_bit = "warm(BH) reset";
  326. break;
  327. case USB_PORT_FEAT_C_CONNECTION:
  328. status = PORT_CSC;
  329. port_change_bit = "connect";
  330. break;
  331. case USB_PORT_FEAT_C_OVER_CURRENT:
  332. status = PORT_OCC;
  333. port_change_bit = "over-current";
  334. break;
  335. case USB_PORT_FEAT_C_ENABLE:
  336. status = PORT_PEC;
  337. port_change_bit = "enable/disable";
  338. break;
  339. case USB_PORT_FEAT_C_SUSPEND:
  340. status = PORT_PLC;
  341. port_change_bit = "suspend/resume";
  342. break;
  343. case USB_PORT_FEAT_C_PORT_LINK_STATE:
  344. status = PORT_PLC;
  345. port_change_bit = "link state";
  346. break;
  347. default:
  348. /* Should never happen */
  349. return;
  350. }
  351. /* Change bits are all write 1 to clear */
  352. xhci_writel(xhci, port_status | status, addr);
  353. port_status = xhci_readl(xhci, addr);
  354. xhci_dbg(xhci, "clear port %s change, actual port %d status = 0x%x\n",
  355. port_change_bit, wIndex, port_status);
  356. }
  357. static int xhci_get_ports(struct usb_hcd *hcd, __le32 __iomem ***port_array)
  358. {
  359. int max_ports;
  360. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  361. if (hcd->speed == HCD_USB3) {
  362. max_ports = xhci->num_usb3_ports;
  363. *port_array = xhci->usb3_ports;
  364. } else {
  365. max_ports = xhci->num_usb2_ports;
  366. *port_array = xhci->usb2_ports;
  367. }
  368. return max_ports;
  369. }
  370. void xhci_set_link_state(struct xhci_hcd *xhci, __le32 __iomem **port_array,
  371. int port_id, u32 link_state)
  372. {
  373. u32 temp;
  374. temp = xhci_readl(xhci, port_array[port_id]);
  375. temp = xhci_port_state_to_neutral(temp);
  376. temp &= ~PORT_PLS_MASK;
  377. temp |= PORT_LINK_STROBE | link_state;
  378. xhci_writel(xhci, temp, port_array[port_id]);
  379. }
  380. void xhci_set_remote_wake_mask(struct xhci_hcd *xhci,
  381. __le32 __iomem **port_array, int port_id, u16 wake_mask)
  382. {
  383. u32 temp;
  384. temp = xhci_readl(xhci, port_array[port_id]);
  385. temp = xhci_port_state_to_neutral(temp);
  386. if (wake_mask & USB_PORT_FEAT_REMOTE_WAKE_CONNECT)
  387. temp |= PORT_WKCONN_E;
  388. else
  389. temp &= ~PORT_WKCONN_E;
  390. if (wake_mask & USB_PORT_FEAT_REMOTE_WAKE_DISCONNECT)
  391. temp |= PORT_WKDISC_E;
  392. else
  393. temp &= ~PORT_WKDISC_E;
  394. if (wake_mask & USB_PORT_FEAT_REMOTE_WAKE_OVER_CURRENT)
  395. temp |= PORT_WKOC_E;
  396. else
  397. temp &= ~PORT_WKOC_E;
  398. xhci_writel(xhci, temp, port_array[port_id]);
  399. }
  400. /* Test and clear port RWC bit */
  401. void xhci_test_and_clear_bit(struct xhci_hcd *xhci, __le32 __iomem **port_array,
  402. int port_id, u32 port_bit)
  403. {
  404. u32 temp;
  405. temp = xhci_readl(xhci, port_array[port_id]);
  406. if (temp & port_bit) {
  407. temp = xhci_port_state_to_neutral(temp);
  408. temp |= port_bit;
  409. xhci_writel(xhci, temp, port_array[port_id]);
  410. }
  411. }
  412. int xhci_hub_control(struct usb_hcd *hcd, u16 typeReq, u16 wValue,
  413. u16 wIndex, char *buf, u16 wLength)
  414. {
  415. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  416. int max_ports;
  417. unsigned long flags;
  418. u32 temp, status;
  419. int retval = 0;
  420. __le32 __iomem **port_array;
  421. int slot_id;
  422. struct xhci_bus_state *bus_state;
  423. u16 link_state = 0;
  424. u16 wake_mask = 0;
  425. max_ports = xhci_get_ports(hcd, &port_array);
  426. bus_state = &xhci->bus_state[hcd_index(hcd)];
  427. spin_lock_irqsave(&xhci->lock, flags);
  428. switch (typeReq) {
  429. case GetHubStatus:
  430. /* No power source, over-current reported per port */
  431. memset(buf, 0, 4);
  432. break;
  433. case GetHubDescriptor:
  434. /* Check to make sure userspace is asking for the USB 3.0 hub
  435. * descriptor for the USB 3.0 roothub. If not, we stall the
  436. * endpoint, like external hubs do.
  437. */
  438. if (hcd->speed == HCD_USB3 &&
  439. (wLength < USB_DT_SS_HUB_SIZE ||
  440. wValue != (USB_DT_SS_HUB << 8))) {
  441. xhci_dbg(xhci, "Wrong hub descriptor type for "
  442. "USB 3.0 roothub.\n");
  443. goto error;
  444. }
  445. xhci_hub_descriptor(hcd, xhci,
  446. (struct usb_hub_descriptor *) buf);
  447. break;
  448. case DeviceRequest | USB_REQ_GET_DESCRIPTOR:
  449. if ((wValue & 0xff00) != (USB_DT_BOS << 8))
  450. goto error;
  451. if (hcd->speed != HCD_USB3)
  452. goto error;
  453. memcpy(buf, &usb_bos_descriptor,
  454. USB_DT_BOS_SIZE + USB_DT_USB_SS_CAP_SIZE);
  455. temp = xhci_readl(xhci, &xhci->cap_regs->hcs_params3);
  456. buf[12] = HCS_U1_LATENCY(temp);
  457. put_unaligned_le16(HCS_U2_LATENCY(temp), &buf[13]);
  458. spin_unlock_irqrestore(&xhci->lock, flags);
  459. return USB_DT_BOS_SIZE + USB_DT_USB_SS_CAP_SIZE;
  460. case GetPortStatus:
  461. if (!wIndex || wIndex > max_ports)
  462. goto error;
  463. wIndex--;
  464. status = 0;
  465. temp = xhci_readl(xhci, port_array[wIndex]);
  466. if (temp == 0xffffffff) {
  467. retval = -ENODEV;
  468. break;
  469. }
  470. xhci_dbg(xhci, "get port status, actual port %d status = 0x%x\n", wIndex, temp);
  471. /* wPortChange bits */
  472. if (temp & PORT_CSC)
  473. status |= USB_PORT_STAT_C_CONNECTION << 16;
  474. if (temp & PORT_PEC)
  475. status |= USB_PORT_STAT_C_ENABLE << 16;
  476. if ((temp & PORT_OCC))
  477. status |= USB_PORT_STAT_C_OVERCURRENT << 16;
  478. if ((temp & PORT_RC))
  479. status |= USB_PORT_STAT_C_RESET << 16;
  480. /* USB3.0 only */
  481. if (hcd->speed == HCD_USB3) {
  482. if ((temp & PORT_PLC))
  483. status |= USB_PORT_STAT_C_LINK_STATE << 16;
  484. if ((temp & PORT_WRC))
  485. status |= USB_PORT_STAT_C_BH_RESET << 16;
  486. }
  487. if (hcd->speed != HCD_USB3) {
  488. if ((temp & PORT_PLS_MASK) == XDEV_U3
  489. && (temp & PORT_POWER))
  490. status |= USB_PORT_STAT_SUSPEND;
  491. }
  492. if ((temp & PORT_PLS_MASK) == XDEV_RESUME &&
  493. !DEV_SUPERSPEED(temp)) {
  494. if ((temp & PORT_RESET) || !(temp & PORT_PE))
  495. goto error;
  496. if (time_after_eq(jiffies,
  497. bus_state->resume_done[wIndex])) {
  498. xhci_dbg(xhci, "Resume USB2 port %d\n",
  499. wIndex + 1);
  500. bus_state->resume_done[wIndex] = 0;
  501. clear_bit(wIndex, &bus_state->resuming_ports);
  502. xhci_set_link_state(xhci, port_array, wIndex,
  503. XDEV_U0);
  504. xhci_dbg(xhci, "set port %d resume\n",
  505. wIndex + 1);
  506. slot_id = xhci_find_slot_id_by_port(hcd, xhci,
  507. wIndex + 1);
  508. if (!slot_id) {
  509. xhci_dbg(xhci, "slot_id is zero\n");
  510. goto error;
  511. }
  512. xhci_ring_device(xhci, slot_id);
  513. bus_state->port_c_suspend |= 1 << wIndex;
  514. bus_state->suspended_ports &= ~(1 << wIndex);
  515. } else {
  516. /*
  517. * The resume has been signaling for less than
  518. * 20ms. Report the port status as SUSPEND,
  519. * let the usbcore check port status again
  520. * and clear resume signaling later.
  521. */
  522. status |= USB_PORT_STAT_SUSPEND;
  523. }
  524. }
  525. if ((temp & PORT_PLS_MASK) == XDEV_U0
  526. && (temp & PORT_POWER)
  527. && (bus_state->suspended_ports & (1 << wIndex))) {
  528. bus_state->suspended_ports &= ~(1 << wIndex);
  529. if (hcd->speed != HCD_USB3)
  530. bus_state->port_c_suspend |= 1 << wIndex;
  531. }
  532. if (temp & PORT_CONNECT) {
  533. status |= USB_PORT_STAT_CONNECTION;
  534. status |= xhci_port_speed(temp);
  535. }
  536. if (temp & PORT_PE)
  537. status |= USB_PORT_STAT_ENABLE;
  538. if (temp & PORT_OC)
  539. status |= USB_PORT_STAT_OVERCURRENT;
  540. if (temp & PORT_RESET)
  541. status |= USB_PORT_STAT_RESET;
  542. if (temp & PORT_POWER) {
  543. if (hcd->speed == HCD_USB3)
  544. status |= USB_SS_PORT_STAT_POWER;
  545. else
  546. status |= USB_PORT_STAT_POWER;
  547. }
  548. /* Port Link State */
  549. if (hcd->speed == HCD_USB3) {
  550. /* resume state is a xHCI internal state.
  551. * Do not report it to usb core.
  552. */
  553. if ((temp & PORT_PLS_MASK) != XDEV_RESUME)
  554. status |= (temp & PORT_PLS_MASK);
  555. }
  556. if (bus_state->port_c_suspend & (1 << wIndex))
  557. status |= 1 << USB_PORT_FEAT_C_SUSPEND;
  558. xhci_dbg(xhci, "Get port status returned 0x%x\n", status);
  559. put_unaligned(cpu_to_le32(status), (__le32 *) buf);
  560. break;
  561. case SetPortFeature:
  562. if (wValue == USB_PORT_FEAT_LINK_STATE)
  563. link_state = (wIndex & 0xff00) >> 3;
  564. if (wValue == USB_PORT_FEAT_REMOTE_WAKE_MASK)
  565. wake_mask = wIndex & 0xff00;
  566. wIndex &= 0xff;
  567. if (!wIndex || wIndex > max_ports)
  568. goto error;
  569. wIndex--;
  570. temp = xhci_readl(xhci, port_array[wIndex]);
  571. if (temp == 0xffffffff) {
  572. retval = -ENODEV;
  573. break;
  574. }
  575. temp = xhci_port_state_to_neutral(temp);
  576. /* FIXME: What new port features do we need to support? */
  577. switch (wValue) {
  578. case USB_PORT_FEAT_SUSPEND:
  579. temp = xhci_readl(xhci, port_array[wIndex]);
  580. if ((temp & PORT_PLS_MASK) != XDEV_U0) {
  581. /* Resume the port to U0 first */
  582. xhci_set_link_state(xhci, port_array, wIndex,
  583. XDEV_U0);
  584. spin_unlock_irqrestore(&xhci->lock, flags);
  585. msleep(10);
  586. spin_lock_irqsave(&xhci->lock, flags);
  587. }
  588. /* In spec software should not attempt to suspend
  589. * a port unless the port reports that it is in the
  590. * enabled (PED = ‘1’,PLS < ‘3’) state.
  591. */
  592. temp = xhci_readl(xhci, port_array[wIndex]);
  593. if ((temp & PORT_PE) == 0 || (temp & PORT_RESET)
  594. || (temp & PORT_PLS_MASK) >= XDEV_U3) {
  595. xhci_warn(xhci, "USB core suspending device "
  596. "not in U0/U1/U2.\n");
  597. goto error;
  598. }
  599. slot_id = xhci_find_slot_id_by_port(hcd, xhci,
  600. wIndex + 1);
  601. if (!slot_id) {
  602. xhci_warn(xhci, "slot_id is zero\n");
  603. goto error;
  604. }
  605. /* unlock to execute stop endpoint commands */
  606. spin_unlock_irqrestore(&xhci->lock, flags);
  607. xhci_stop_device(xhci, slot_id, 1);
  608. spin_lock_irqsave(&xhci->lock, flags);
  609. xhci_set_link_state(xhci, port_array, wIndex, XDEV_U3);
  610. spin_unlock_irqrestore(&xhci->lock, flags);
  611. msleep(10); /* wait device to enter */
  612. spin_lock_irqsave(&xhci->lock, flags);
  613. temp = xhci_readl(xhci, port_array[wIndex]);
  614. bus_state->suspended_ports |= 1 << wIndex;
  615. break;
  616. case USB_PORT_FEAT_LINK_STATE:
  617. temp = xhci_readl(xhci, port_array[wIndex]);
  618. /* Software should not attempt to set
  619. * port link state above '5' (Rx.Detect) and the port
  620. * must be enabled.
  621. */
  622. if ((temp & PORT_PE) == 0 ||
  623. (link_state > USB_SS_PORT_LS_RX_DETECT)) {
  624. xhci_warn(xhci, "Cannot set link state.\n");
  625. goto error;
  626. }
  627. if (link_state == USB_SS_PORT_LS_U3) {
  628. slot_id = xhci_find_slot_id_by_port(hcd, xhci,
  629. wIndex + 1);
  630. if (slot_id) {
  631. /* unlock to execute stop endpoint
  632. * commands */
  633. spin_unlock_irqrestore(&xhci->lock,
  634. flags);
  635. xhci_stop_device(xhci, slot_id, 1);
  636. spin_lock_irqsave(&xhci->lock, flags);
  637. }
  638. }
  639. xhci_set_link_state(xhci, port_array, wIndex,
  640. link_state);
  641. spin_unlock_irqrestore(&xhci->lock, flags);
  642. msleep(20); /* wait device to enter */
  643. spin_lock_irqsave(&xhci->lock, flags);
  644. temp = xhci_readl(xhci, port_array[wIndex]);
  645. if (link_state == USB_SS_PORT_LS_U3)
  646. bus_state->suspended_ports |= 1 << wIndex;
  647. break;
  648. case USB_PORT_FEAT_POWER:
  649. /*
  650. * Turn on ports, even if there isn't per-port switching.
  651. * HC will report connect events even before this is set.
  652. * However, khubd will ignore the roothub events until
  653. * the roothub is registered.
  654. */
  655. xhci_writel(xhci, temp | PORT_POWER,
  656. port_array[wIndex]);
  657. temp = xhci_readl(xhci, port_array[wIndex]);
  658. xhci_dbg(xhci, "set port power, actual port %d status = 0x%x\n", wIndex, temp);
  659. break;
  660. case USB_PORT_FEAT_RESET:
  661. temp = (temp | PORT_RESET);
  662. xhci_writel(xhci, temp, port_array[wIndex]);
  663. temp = xhci_readl(xhci, port_array[wIndex]);
  664. xhci_dbg(xhci, "set port reset, actual port %d status = 0x%x\n", wIndex, temp);
  665. break;
  666. case USB_PORT_FEAT_REMOTE_WAKE_MASK:
  667. xhci_set_remote_wake_mask(xhci, port_array,
  668. wIndex, wake_mask);
  669. temp = xhci_readl(xhci, port_array[wIndex]);
  670. xhci_dbg(xhci, "set port remote wake mask, "
  671. "actual port %d status = 0x%x\n",
  672. wIndex, temp);
  673. break;
  674. case USB_PORT_FEAT_BH_PORT_RESET:
  675. temp |= PORT_WR;
  676. xhci_writel(xhci, temp, port_array[wIndex]);
  677. temp = xhci_readl(xhci, port_array[wIndex]);
  678. break;
  679. default:
  680. goto error;
  681. }
  682. /* unblock any posted writes */
  683. temp = xhci_readl(xhci, port_array[wIndex]);
  684. break;
  685. case ClearPortFeature:
  686. if (!wIndex || wIndex > max_ports)
  687. goto error;
  688. wIndex--;
  689. temp = xhci_readl(xhci, port_array[wIndex]);
  690. if (temp == 0xffffffff) {
  691. retval = -ENODEV;
  692. break;
  693. }
  694. /* FIXME: What new port features do we need to support? */
  695. temp = xhci_port_state_to_neutral(temp);
  696. switch (wValue) {
  697. case USB_PORT_FEAT_SUSPEND:
  698. temp = xhci_readl(xhci, port_array[wIndex]);
  699. xhci_dbg(xhci, "clear USB_PORT_FEAT_SUSPEND\n");
  700. xhci_dbg(xhci, "PORTSC %04x\n", temp);
  701. if (temp & PORT_RESET)
  702. goto error;
  703. if ((temp & PORT_PLS_MASK) == XDEV_U3) {
  704. if ((temp & PORT_PE) == 0)
  705. goto error;
  706. xhci_set_link_state(xhci, port_array, wIndex,
  707. XDEV_RESUME);
  708. spin_unlock_irqrestore(&xhci->lock, flags);
  709. msleep(20);
  710. spin_lock_irqsave(&xhci->lock, flags);
  711. xhci_set_link_state(xhci, port_array, wIndex,
  712. XDEV_U0);
  713. }
  714. bus_state->port_c_suspend |= 1 << wIndex;
  715. slot_id = xhci_find_slot_id_by_port(hcd, xhci,
  716. wIndex + 1);
  717. if (!slot_id) {
  718. xhci_dbg(xhci, "slot_id is zero\n");
  719. goto error;
  720. }
  721. xhci_ring_device(xhci, slot_id);
  722. break;
  723. case USB_PORT_FEAT_C_SUSPEND:
  724. bus_state->port_c_suspend &= ~(1 << wIndex);
  725. case USB_PORT_FEAT_C_RESET:
  726. case USB_PORT_FEAT_C_BH_PORT_RESET:
  727. case USB_PORT_FEAT_C_CONNECTION:
  728. case USB_PORT_FEAT_C_OVER_CURRENT:
  729. case USB_PORT_FEAT_C_ENABLE:
  730. case USB_PORT_FEAT_C_PORT_LINK_STATE:
  731. xhci_clear_port_change_bit(xhci, wValue, wIndex,
  732. port_array[wIndex], temp);
  733. break;
  734. case USB_PORT_FEAT_ENABLE:
  735. xhci_disable_port(hcd, xhci, wIndex,
  736. port_array[wIndex], temp);
  737. break;
  738. default:
  739. goto error;
  740. }
  741. break;
  742. default:
  743. error:
  744. /* "stall" on error */
  745. retval = -EPIPE;
  746. }
  747. spin_unlock_irqrestore(&xhci->lock, flags);
  748. return retval;
  749. }
  750. /*
  751. * Returns 0 if the status hasn't changed, or the number of bytes in buf.
  752. * Ports are 0-indexed from the HCD point of view,
  753. * and 1-indexed from the USB core pointer of view.
  754. *
  755. * Note that the status change bits will be cleared as soon as a port status
  756. * change event is generated, so we use the saved status from that event.
  757. */
  758. int xhci_hub_status_data(struct usb_hcd *hcd, char *buf)
  759. {
  760. unsigned long flags;
  761. u32 temp, status;
  762. u32 mask;
  763. int i, retval;
  764. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  765. int max_ports;
  766. __le32 __iomem **port_array;
  767. struct xhci_bus_state *bus_state;
  768. max_ports = xhci_get_ports(hcd, &port_array);
  769. bus_state = &xhci->bus_state[hcd_index(hcd)];
  770. /* Initial status is no changes */
  771. retval = (max_ports + 8) / 8;
  772. memset(buf, 0, retval);
  773. /*
  774. * Inform the usbcore about resume-in-progress by returning
  775. * a non-zero value even if there are no status changes.
  776. */
  777. status = bus_state->resuming_ports;
  778. mask = PORT_CSC | PORT_PEC | PORT_OCC | PORT_PLC | PORT_WRC;
  779. spin_lock_irqsave(&xhci->lock, flags);
  780. /* For each port, did anything change? If so, set that bit in buf. */
  781. for (i = 0; i < max_ports; i++) {
  782. temp = xhci_readl(xhci, port_array[i]);
  783. if (temp == 0xffffffff) {
  784. retval = -ENODEV;
  785. break;
  786. }
  787. if ((temp & mask) != 0 ||
  788. (bus_state->port_c_suspend & 1 << i) ||
  789. (bus_state->resume_done[i] && time_after_eq(
  790. jiffies, bus_state->resume_done[i]))) {
  791. buf[(i + 1) / 8] |= 1 << (i + 1) % 8;
  792. status = 1;
  793. }
  794. }
  795. spin_unlock_irqrestore(&xhci->lock, flags);
  796. return status ? retval : 0;
  797. }
  798. #ifdef CONFIG_PM
  799. int xhci_bus_suspend(struct usb_hcd *hcd)
  800. {
  801. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  802. int max_ports, port_index;
  803. __le32 __iomem **port_array;
  804. struct xhci_bus_state *bus_state;
  805. unsigned long flags;
  806. max_ports = xhci_get_ports(hcd, &port_array);
  807. bus_state = &xhci->bus_state[hcd_index(hcd)];
  808. spin_lock_irqsave(&xhci->lock, flags);
  809. if (hcd->self.root_hub->do_remote_wakeup) {
  810. if (bus_state->resuming_ports) {
  811. spin_unlock_irqrestore(&xhci->lock, flags);
  812. xhci_dbg(xhci, "suspend failed because "
  813. "a port is resuming\n");
  814. return -EBUSY;
  815. }
  816. }
  817. port_index = max_ports;
  818. bus_state->bus_suspended = 0;
  819. while (port_index--) {
  820. /* suspend the port if the port is not suspended */
  821. u32 t1, t2;
  822. int slot_id;
  823. t1 = xhci_readl(xhci, port_array[port_index]);
  824. t2 = xhci_port_state_to_neutral(t1);
  825. if ((t1 & PORT_PE) && !(t1 & PORT_PLS_MASK)) {
  826. xhci_dbg(xhci, "port %d not suspended\n", port_index);
  827. slot_id = xhci_find_slot_id_by_port(hcd, xhci,
  828. port_index + 1);
  829. if (slot_id) {
  830. spin_unlock_irqrestore(&xhci->lock, flags);
  831. xhci_stop_device(xhci, slot_id, 1);
  832. spin_lock_irqsave(&xhci->lock, flags);
  833. }
  834. t2 &= ~PORT_PLS_MASK;
  835. t2 |= PORT_LINK_STROBE | XDEV_U3;
  836. set_bit(port_index, &bus_state->bus_suspended);
  837. }
  838. /* USB core sets remote wake mask for USB 3.0 hubs,
  839. * including the USB 3.0 roothub, but only if CONFIG_USB_SUSPEND
  840. * is enabled, so also enable remote wake here.
  841. */
  842. if (hcd->self.root_hub->do_remote_wakeup) {
  843. if (t1 & PORT_CONNECT) {
  844. t2 |= PORT_WKOC_E | PORT_WKDISC_E;
  845. t2 &= ~PORT_WKCONN_E;
  846. } else {
  847. t2 |= PORT_WKOC_E | PORT_WKCONN_E;
  848. t2 &= ~PORT_WKDISC_E;
  849. }
  850. } else
  851. t2 &= ~PORT_WAKE_BITS;
  852. t1 = xhci_port_state_to_neutral(t1);
  853. if (t1 != t2)
  854. xhci_writel(xhci, t2, port_array[port_index]);
  855. if (hcd->speed != HCD_USB3) {
  856. /* enable remote wake up for USB 2.0 */
  857. __le32 __iomem *addr;
  858. u32 tmp;
  859. /* Add one to the port status register address to get
  860. * the port power control register address.
  861. */
  862. addr = port_array[port_index] + 1;
  863. tmp = xhci_readl(xhci, addr);
  864. tmp |= PORT_RWE;
  865. xhci_writel(xhci, tmp, addr);
  866. }
  867. }
  868. hcd->state = HC_STATE_SUSPENDED;
  869. bus_state->next_statechange = jiffies + msecs_to_jiffies(10);
  870. spin_unlock_irqrestore(&xhci->lock, flags);
  871. return 0;
  872. }
  873. int xhci_bus_resume(struct usb_hcd *hcd)
  874. {
  875. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  876. int max_ports, port_index;
  877. __le32 __iomem **port_array;
  878. struct xhci_bus_state *bus_state;
  879. u32 temp;
  880. unsigned long flags;
  881. max_ports = xhci_get_ports(hcd, &port_array);
  882. bus_state = &xhci->bus_state[hcd_index(hcd)];
  883. if (time_before(jiffies, bus_state->next_statechange))
  884. msleep(5);
  885. spin_lock_irqsave(&xhci->lock, flags);
  886. if (!HCD_HW_ACCESSIBLE(hcd)) {
  887. spin_unlock_irqrestore(&xhci->lock, flags);
  888. return -ESHUTDOWN;
  889. }
  890. /* delay the irqs */
  891. temp = xhci_readl(xhci, &xhci->op_regs->command);
  892. temp &= ~CMD_EIE;
  893. xhci_writel(xhci, temp, &xhci->op_regs->command);
  894. port_index = max_ports;
  895. while (port_index--) {
  896. /* Check whether need resume ports. If needed
  897. resume port and disable remote wakeup */
  898. u32 temp;
  899. int slot_id;
  900. temp = xhci_readl(xhci, port_array[port_index]);
  901. if (DEV_SUPERSPEED(temp))
  902. temp &= ~(PORT_RWC_BITS | PORT_CEC | PORT_WAKE_BITS);
  903. else
  904. temp &= ~(PORT_RWC_BITS | PORT_WAKE_BITS);
  905. if (test_bit(port_index, &bus_state->bus_suspended) &&
  906. (temp & PORT_PLS_MASK)) {
  907. if (DEV_SUPERSPEED(temp)) {
  908. xhci_set_link_state(xhci, port_array,
  909. port_index, XDEV_U0);
  910. } else {
  911. xhci_set_link_state(xhci, port_array,
  912. port_index, XDEV_RESUME);
  913. spin_unlock_irqrestore(&xhci->lock, flags);
  914. msleep(20);
  915. spin_lock_irqsave(&xhci->lock, flags);
  916. xhci_set_link_state(xhci, port_array,
  917. port_index, XDEV_U0);
  918. }
  919. /* wait for the port to enter U0 and report port link
  920. * state change.
  921. */
  922. spin_unlock_irqrestore(&xhci->lock, flags);
  923. msleep(20);
  924. spin_lock_irqsave(&xhci->lock, flags);
  925. /* Clear PLC */
  926. xhci_test_and_clear_bit(xhci, port_array, port_index,
  927. PORT_PLC);
  928. slot_id = xhci_find_slot_id_by_port(hcd,
  929. xhci, port_index + 1);
  930. if (slot_id)
  931. xhci_ring_device(xhci, slot_id);
  932. } else
  933. xhci_writel(xhci, temp, port_array[port_index]);
  934. if (hcd->speed != HCD_USB3) {
  935. /* disable remote wake up for USB 2.0 */
  936. __le32 __iomem *addr;
  937. u32 tmp;
  938. /* Add one to the port status register address to get
  939. * the port power control register address.
  940. */
  941. addr = port_array[port_index] + 1;
  942. tmp = xhci_readl(xhci, addr);
  943. tmp &= ~PORT_RWE;
  944. xhci_writel(xhci, tmp, addr);
  945. }
  946. }
  947. (void) xhci_readl(xhci, &xhci->op_regs->command);
  948. bus_state->next_statechange = jiffies + msecs_to_jiffies(5);
  949. /* re-enable irqs */
  950. temp = xhci_readl(xhci, &xhci->op_regs->command);
  951. temp |= CMD_EIE;
  952. xhci_writel(xhci, temp, &xhci->op_regs->command);
  953. temp = xhci_readl(xhci, &xhci->op_regs->command);
  954. spin_unlock_irqrestore(&xhci->lock, flags);
  955. return 0;
  956. }
  957. #endif /* CONFIG_PM */