cx88-video.c 54 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067
  1. /*
  2. *
  3. * device driver for Conexant 2388x based TV cards
  4. * video4linux video interface
  5. *
  6. * (c) 2003-04 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]
  7. *
  8. * (c) 2005-2006 Mauro Carvalho Chehab <mchehab@infradead.org>
  9. * - Multituner support
  10. * - video_ioctl2 conversion
  11. * - PAL/M fixes
  12. *
  13. * This program is free software; you can redistribute it and/or modify
  14. * it under the terms of the GNU General Public License as published by
  15. * the Free Software Foundation; either version 2 of the License, or
  16. * (at your option) any later version.
  17. *
  18. * This program is distributed in the hope that it will be useful,
  19. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  20. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  21. * GNU General Public License for more details.
  22. *
  23. * You should have received a copy of the GNU General Public License
  24. * along with this program; if not, write to the Free Software
  25. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  26. */
  27. #include <linux/init.h>
  28. #include <linux/list.h>
  29. #include <linux/module.h>
  30. #include <linux/kmod.h>
  31. #include <linux/kernel.h>
  32. #include <linux/slab.h>
  33. #include <linux/interrupt.h>
  34. #include <linux/dma-mapping.h>
  35. #include <linux/delay.h>
  36. #include <linux/kthread.h>
  37. #include <asm/div64.h>
  38. #include "cx88.h"
  39. #include <media/v4l2-common.h>
  40. #include <media/v4l2-ioctl.h>
  41. #include <media/v4l2-event.h>
  42. #include <media/wm8775.h>
  43. MODULE_DESCRIPTION("v4l2 driver module for cx2388x based TV cards");
  44. MODULE_AUTHOR("Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]");
  45. MODULE_LICENSE("GPL");
  46. MODULE_VERSION(CX88_VERSION);
  47. /* ------------------------------------------------------------------ */
  48. static unsigned int video_nr[] = {[0 ... (CX88_MAXBOARDS - 1)] = UNSET };
  49. static unsigned int vbi_nr[] = {[0 ... (CX88_MAXBOARDS - 1)] = UNSET };
  50. static unsigned int radio_nr[] = {[0 ... (CX88_MAXBOARDS - 1)] = UNSET };
  51. module_param_array(video_nr, int, NULL, 0444);
  52. module_param_array(vbi_nr, int, NULL, 0444);
  53. module_param_array(radio_nr, int, NULL, 0444);
  54. MODULE_PARM_DESC(video_nr,"video device numbers");
  55. MODULE_PARM_DESC(vbi_nr,"vbi device numbers");
  56. MODULE_PARM_DESC(radio_nr,"radio device numbers");
  57. static unsigned int video_debug;
  58. module_param(video_debug,int,0644);
  59. MODULE_PARM_DESC(video_debug,"enable debug messages [video]");
  60. static unsigned int irq_debug;
  61. module_param(irq_debug,int,0644);
  62. MODULE_PARM_DESC(irq_debug,"enable debug messages [IRQ handler]");
  63. static unsigned int vid_limit = 16;
  64. module_param(vid_limit,int,0644);
  65. MODULE_PARM_DESC(vid_limit,"capture memory limit in megabytes");
  66. #define dprintk(level,fmt, arg...) if (video_debug >= level) \
  67. printk(KERN_DEBUG "%s/0: " fmt, core->name , ## arg)
  68. /* ------------------------------------------------------------------- */
  69. /* static data */
  70. static const struct cx8800_fmt formats[] = {
  71. {
  72. .name = "8 bpp, gray",
  73. .fourcc = V4L2_PIX_FMT_GREY,
  74. .cxformat = ColorFormatY8,
  75. .depth = 8,
  76. .flags = FORMAT_FLAGS_PACKED,
  77. },{
  78. .name = "15 bpp RGB, le",
  79. .fourcc = V4L2_PIX_FMT_RGB555,
  80. .cxformat = ColorFormatRGB15,
  81. .depth = 16,
  82. .flags = FORMAT_FLAGS_PACKED,
  83. },{
  84. .name = "15 bpp RGB, be",
  85. .fourcc = V4L2_PIX_FMT_RGB555X,
  86. .cxformat = ColorFormatRGB15 | ColorFormatBSWAP,
  87. .depth = 16,
  88. .flags = FORMAT_FLAGS_PACKED,
  89. },{
  90. .name = "16 bpp RGB, le",
  91. .fourcc = V4L2_PIX_FMT_RGB565,
  92. .cxformat = ColorFormatRGB16,
  93. .depth = 16,
  94. .flags = FORMAT_FLAGS_PACKED,
  95. },{
  96. .name = "16 bpp RGB, be",
  97. .fourcc = V4L2_PIX_FMT_RGB565X,
  98. .cxformat = ColorFormatRGB16 | ColorFormatBSWAP,
  99. .depth = 16,
  100. .flags = FORMAT_FLAGS_PACKED,
  101. },{
  102. .name = "24 bpp RGB, le",
  103. .fourcc = V4L2_PIX_FMT_BGR24,
  104. .cxformat = ColorFormatRGB24,
  105. .depth = 24,
  106. .flags = FORMAT_FLAGS_PACKED,
  107. },{
  108. .name = "32 bpp RGB, le",
  109. .fourcc = V4L2_PIX_FMT_BGR32,
  110. .cxformat = ColorFormatRGB32,
  111. .depth = 32,
  112. .flags = FORMAT_FLAGS_PACKED,
  113. },{
  114. .name = "32 bpp RGB, be",
  115. .fourcc = V4L2_PIX_FMT_RGB32,
  116. .cxformat = ColorFormatRGB32 | ColorFormatBSWAP | ColorFormatWSWAP,
  117. .depth = 32,
  118. .flags = FORMAT_FLAGS_PACKED,
  119. },{
  120. .name = "4:2:2, packed, YUYV",
  121. .fourcc = V4L2_PIX_FMT_YUYV,
  122. .cxformat = ColorFormatYUY2,
  123. .depth = 16,
  124. .flags = FORMAT_FLAGS_PACKED,
  125. },{
  126. .name = "4:2:2, packed, UYVY",
  127. .fourcc = V4L2_PIX_FMT_UYVY,
  128. .cxformat = ColorFormatYUY2 | ColorFormatBSWAP,
  129. .depth = 16,
  130. .flags = FORMAT_FLAGS_PACKED,
  131. },
  132. };
  133. static const struct cx8800_fmt* format_by_fourcc(unsigned int fourcc)
  134. {
  135. unsigned int i;
  136. for (i = 0; i < ARRAY_SIZE(formats); i++)
  137. if (formats[i].fourcc == fourcc)
  138. return formats+i;
  139. return NULL;
  140. }
  141. /* ------------------------------------------------------------------- */
  142. struct cx88_ctrl {
  143. /* control information */
  144. u32 id;
  145. s32 minimum;
  146. s32 maximum;
  147. u32 step;
  148. s32 default_value;
  149. /* control register information */
  150. u32 off;
  151. u32 reg;
  152. u32 sreg;
  153. u32 mask;
  154. u32 shift;
  155. };
  156. static const struct cx88_ctrl cx8800_vid_ctls[] = {
  157. /* --- video --- */
  158. {
  159. .id = V4L2_CID_BRIGHTNESS,
  160. .minimum = 0x00,
  161. .maximum = 0xff,
  162. .step = 1,
  163. .default_value = 0x7f,
  164. .off = 128,
  165. .reg = MO_CONTR_BRIGHT,
  166. .mask = 0x00ff,
  167. .shift = 0,
  168. },{
  169. .id = V4L2_CID_CONTRAST,
  170. .minimum = 0,
  171. .maximum = 0xff,
  172. .step = 1,
  173. .default_value = 0x3f,
  174. .off = 0,
  175. .reg = MO_CONTR_BRIGHT,
  176. .mask = 0xff00,
  177. .shift = 8,
  178. },{
  179. .id = V4L2_CID_HUE,
  180. .minimum = 0,
  181. .maximum = 0xff,
  182. .step = 1,
  183. .default_value = 0x7f,
  184. .off = 128,
  185. .reg = MO_HUE,
  186. .mask = 0x00ff,
  187. .shift = 0,
  188. },{
  189. /* strictly, this only describes only U saturation.
  190. * V saturation is handled specially through code.
  191. */
  192. .id = V4L2_CID_SATURATION,
  193. .minimum = 0,
  194. .maximum = 0xff,
  195. .step = 1,
  196. .default_value = 0x7f,
  197. .off = 0,
  198. .reg = MO_UV_SATURATION,
  199. .mask = 0x00ff,
  200. .shift = 0,
  201. }, {
  202. .id = V4L2_CID_SHARPNESS,
  203. .minimum = 0,
  204. .maximum = 4,
  205. .step = 1,
  206. .default_value = 0x0,
  207. .off = 0,
  208. /* NOTE: the value is converted and written to both even
  209. and odd registers in the code */
  210. .reg = MO_FILTER_ODD,
  211. .mask = 7 << 7,
  212. .shift = 7,
  213. }, {
  214. .id = V4L2_CID_CHROMA_AGC,
  215. .minimum = 0,
  216. .maximum = 1,
  217. .default_value = 0x1,
  218. .reg = MO_INPUT_FORMAT,
  219. .mask = 1 << 10,
  220. .shift = 10,
  221. }, {
  222. .id = V4L2_CID_COLOR_KILLER,
  223. .minimum = 0,
  224. .maximum = 1,
  225. .default_value = 0x1,
  226. .reg = MO_INPUT_FORMAT,
  227. .mask = 1 << 9,
  228. .shift = 9,
  229. }, {
  230. .id = V4L2_CID_BAND_STOP_FILTER,
  231. .minimum = 0,
  232. .maximum = 1,
  233. .step = 1,
  234. .default_value = 0x0,
  235. .off = 0,
  236. .reg = MO_HTOTAL,
  237. .mask = 3 << 11,
  238. .shift = 11,
  239. }
  240. };
  241. static const struct cx88_ctrl cx8800_aud_ctls[] = {
  242. {
  243. /* --- audio --- */
  244. .id = V4L2_CID_AUDIO_MUTE,
  245. .minimum = 0,
  246. .maximum = 1,
  247. .default_value = 1,
  248. .reg = AUD_VOL_CTL,
  249. .sreg = SHADOW_AUD_VOL_CTL,
  250. .mask = (1 << 6),
  251. .shift = 6,
  252. },{
  253. .id = V4L2_CID_AUDIO_VOLUME,
  254. .minimum = 0,
  255. .maximum = 0x3f,
  256. .step = 1,
  257. .default_value = 0x3f,
  258. .reg = AUD_VOL_CTL,
  259. .sreg = SHADOW_AUD_VOL_CTL,
  260. .mask = 0x3f,
  261. .shift = 0,
  262. },{
  263. .id = V4L2_CID_AUDIO_BALANCE,
  264. .minimum = 0,
  265. .maximum = 0x7f,
  266. .step = 1,
  267. .default_value = 0x40,
  268. .reg = AUD_BAL_CTL,
  269. .sreg = SHADOW_AUD_BAL_CTL,
  270. .mask = 0x7f,
  271. .shift = 0,
  272. }
  273. };
  274. enum {
  275. CX8800_VID_CTLS = ARRAY_SIZE(cx8800_vid_ctls),
  276. CX8800_AUD_CTLS = ARRAY_SIZE(cx8800_aud_ctls),
  277. };
  278. /* ------------------------------------------------------------------- */
  279. /* resource management */
  280. static int res_get(struct cx8800_dev *dev, struct cx8800_fh *fh, unsigned int bit)
  281. {
  282. struct cx88_core *core = dev->core;
  283. if (fh->resources & bit)
  284. /* have it already allocated */
  285. return 1;
  286. /* is it free? */
  287. mutex_lock(&core->lock);
  288. if (dev->resources & bit) {
  289. /* no, someone else uses it */
  290. mutex_unlock(&core->lock);
  291. return 0;
  292. }
  293. /* it's free, grab it */
  294. fh->resources |= bit;
  295. dev->resources |= bit;
  296. dprintk(1,"res: get %d\n",bit);
  297. mutex_unlock(&core->lock);
  298. return 1;
  299. }
  300. static
  301. int res_check(struct cx8800_fh *fh, unsigned int bit)
  302. {
  303. return (fh->resources & bit);
  304. }
  305. static
  306. int res_locked(struct cx8800_dev *dev, unsigned int bit)
  307. {
  308. return (dev->resources & bit);
  309. }
  310. static
  311. void res_free(struct cx8800_dev *dev, struct cx8800_fh *fh, unsigned int bits)
  312. {
  313. struct cx88_core *core = dev->core;
  314. BUG_ON((fh->resources & bits) != bits);
  315. mutex_lock(&core->lock);
  316. fh->resources &= ~bits;
  317. dev->resources &= ~bits;
  318. dprintk(1,"res: put %d\n",bits);
  319. mutex_unlock(&core->lock);
  320. }
  321. /* ------------------------------------------------------------------ */
  322. int cx88_video_mux(struct cx88_core *core, unsigned int input)
  323. {
  324. /* struct cx88_core *core = dev->core; */
  325. dprintk(1,"video_mux: %d [vmux=%d,gpio=0x%x,0x%x,0x%x,0x%x]\n",
  326. input, INPUT(input).vmux,
  327. INPUT(input).gpio0,INPUT(input).gpio1,
  328. INPUT(input).gpio2,INPUT(input).gpio3);
  329. core->input = input;
  330. cx_andor(MO_INPUT_FORMAT, 0x03 << 14, INPUT(input).vmux << 14);
  331. cx_write(MO_GP3_IO, INPUT(input).gpio3);
  332. cx_write(MO_GP0_IO, INPUT(input).gpio0);
  333. cx_write(MO_GP1_IO, INPUT(input).gpio1);
  334. cx_write(MO_GP2_IO, INPUT(input).gpio2);
  335. switch (INPUT(input).type) {
  336. case CX88_VMUX_SVIDEO:
  337. cx_set(MO_AFECFG_IO, 0x00000001);
  338. cx_set(MO_INPUT_FORMAT, 0x00010010);
  339. cx_set(MO_FILTER_EVEN, 0x00002020);
  340. cx_set(MO_FILTER_ODD, 0x00002020);
  341. break;
  342. default:
  343. cx_clear(MO_AFECFG_IO, 0x00000001);
  344. cx_clear(MO_INPUT_FORMAT, 0x00010010);
  345. cx_clear(MO_FILTER_EVEN, 0x00002020);
  346. cx_clear(MO_FILTER_ODD, 0x00002020);
  347. break;
  348. }
  349. /* if there are audioroutes defined, we have an external
  350. ADC to deal with audio */
  351. if (INPUT(input).audioroute) {
  352. /* The wm8775 module has the "2" route hardwired into
  353. the initialization. Some boards may use different
  354. routes for different inputs. HVR-1300 surely does */
  355. if (core->board.audio_chip &&
  356. core->board.audio_chip == V4L2_IDENT_WM8775) {
  357. call_all(core, audio, s_routing,
  358. INPUT(input).audioroute, 0, 0);
  359. }
  360. /* cx2388's C-ADC is connected to the tuner only.
  361. When used with S-Video, that ADC is busy dealing with
  362. chroma, so an external must be used for baseband audio */
  363. if (INPUT(input).type != CX88_VMUX_TELEVISION &&
  364. INPUT(input).type != CX88_VMUX_CABLE) {
  365. /* "I2S ADC mode" */
  366. core->tvaudio = WW_I2SADC;
  367. cx88_set_tvaudio(core);
  368. } else {
  369. /* Normal mode */
  370. cx_write(AUD_I2SCNTL, 0x0);
  371. cx_clear(AUD_CTL, EN_I2SIN_ENABLE);
  372. }
  373. }
  374. return 0;
  375. }
  376. EXPORT_SYMBOL(cx88_video_mux);
  377. /* ------------------------------------------------------------------ */
  378. static int start_video_dma(struct cx8800_dev *dev,
  379. struct cx88_dmaqueue *q,
  380. struct cx88_buffer *buf)
  381. {
  382. struct cx88_core *core = dev->core;
  383. /* setup fifo + format */
  384. cx88_sram_channel_setup(core, &cx88_sram_channels[SRAM_CH21],
  385. buf->bpl, buf->risc.dma);
  386. cx88_set_scale(core, buf->vb.width, buf->vb.height, buf->vb.field);
  387. cx_write(MO_COLOR_CTRL, buf->fmt->cxformat | ColorFormatGamma);
  388. /* reset counter */
  389. cx_write(MO_VIDY_GPCNTRL,GP_COUNT_CONTROL_RESET);
  390. q->count = 1;
  391. /* enable irqs */
  392. cx_set(MO_PCI_INTMSK, core->pci_irqmask | PCI_INT_VIDINT);
  393. /* Enables corresponding bits at PCI_INT_STAT:
  394. bits 0 to 4: video, audio, transport stream, VIP, Host
  395. bit 7: timer
  396. bits 8 and 9: DMA complete for: SRC, DST
  397. bits 10 and 11: BERR signal asserted for RISC: RD, WR
  398. bits 12 to 15: BERR signal asserted for: BRDG, SRC, DST, IPB
  399. */
  400. cx_set(MO_VID_INTMSK, 0x0f0011);
  401. /* enable capture */
  402. cx_set(VID_CAPTURE_CONTROL,0x06);
  403. /* start dma */
  404. cx_set(MO_DEV_CNTRL2, (1<<5));
  405. cx_set(MO_VID_DMACNTRL, 0x11); /* Planar Y and packed FIFO and RISC enable */
  406. return 0;
  407. }
  408. #ifdef CONFIG_PM
  409. static int stop_video_dma(struct cx8800_dev *dev)
  410. {
  411. struct cx88_core *core = dev->core;
  412. /* stop dma */
  413. cx_clear(MO_VID_DMACNTRL, 0x11);
  414. /* disable capture */
  415. cx_clear(VID_CAPTURE_CONTROL,0x06);
  416. /* disable irqs */
  417. cx_clear(MO_PCI_INTMSK, PCI_INT_VIDINT);
  418. cx_clear(MO_VID_INTMSK, 0x0f0011);
  419. return 0;
  420. }
  421. #endif
  422. static int restart_video_queue(struct cx8800_dev *dev,
  423. struct cx88_dmaqueue *q)
  424. {
  425. struct cx88_core *core = dev->core;
  426. struct cx88_buffer *buf, *prev;
  427. if (!list_empty(&q->active)) {
  428. buf = list_entry(q->active.next, struct cx88_buffer, vb.queue);
  429. dprintk(2,"restart_queue [%p/%d]: restart dma\n",
  430. buf, buf->vb.i);
  431. start_video_dma(dev, q, buf);
  432. list_for_each_entry(buf, &q->active, vb.queue)
  433. buf->count = q->count++;
  434. mod_timer(&q->timeout, jiffies+BUFFER_TIMEOUT);
  435. return 0;
  436. }
  437. prev = NULL;
  438. for (;;) {
  439. if (list_empty(&q->queued))
  440. return 0;
  441. buf = list_entry(q->queued.next, struct cx88_buffer, vb.queue);
  442. if (NULL == prev) {
  443. list_move_tail(&buf->vb.queue, &q->active);
  444. start_video_dma(dev, q, buf);
  445. buf->vb.state = VIDEOBUF_ACTIVE;
  446. buf->count = q->count++;
  447. mod_timer(&q->timeout, jiffies+BUFFER_TIMEOUT);
  448. dprintk(2,"[%p/%d] restart_queue - first active\n",
  449. buf,buf->vb.i);
  450. } else if (prev->vb.width == buf->vb.width &&
  451. prev->vb.height == buf->vb.height &&
  452. prev->fmt == buf->fmt) {
  453. list_move_tail(&buf->vb.queue, &q->active);
  454. buf->vb.state = VIDEOBUF_ACTIVE;
  455. buf->count = q->count++;
  456. prev->risc.jmp[1] = cpu_to_le32(buf->risc.dma);
  457. dprintk(2,"[%p/%d] restart_queue - move to active\n",
  458. buf,buf->vb.i);
  459. } else {
  460. return 0;
  461. }
  462. prev = buf;
  463. }
  464. }
  465. /* ------------------------------------------------------------------ */
  466. static int
  467. buffer_setup(struct videobuf_queue *q, unsigned int *count, unsigned int *size)
  468. {
  469. struct cx8800_fh *fh = q->priv_data;
  470. struct cx8800_dev *dev = fh->dev;
  471. *size = dev->fmt->depth * dev->width * dev->height >> 3;
  472. if (0 == *count)
  473. *count = 32;
  474. if (*size * *count > vid_limit * 1024 * 1024)
  475. *count = (vid_limit * 1024 * 1024) / *size;
  476. return 0;
  477. }
  478. static int
  479. buffer_prepare(struct videobuf_queue *q, struct videobuf_buffer *vb,
  480. enum v4l2_field field)
  481. {
  482. struct cx8800_fh *fh = q->priv_data;
  483. struct cx8800_dev *dev = fh->dev;
  484. struct cx88_core *core = dev->core;
  485. struct cx88_buffer *buf = container_of(vb,struct cx88_buffer,vb);
  486. struct videobuf_dmabuf *dma=videobuf_to_dma(&buf->vb);
  487. int rc, init_buffer = 0;
  488. BUG_ON(NULL == dev->fmt);
  489. if (dev->width < 48 || dev->width > norm_maxw(core->tvnorm) ||
  490. dev->height < 32 || dev->height > norm_maxh(core->tvnorm))
  491. return -EINVAL;
  492. buf->vb.size = (dev->width * dev->height * dev->fmt->depth) >> 3;
  493. if (0 != buf->vb.baddr && buf->vb.bsize < buf->vb.size)
  494. return -EINVAL;
  495. if (buf->fmt != dev->fmt ||
  496. buf->vb.width != dev->width ||
  497. buf->vb.height != dev->height ||
  498. buf->vb.field != field) {
  499. buf->fmt = dev->fmt;
  500. buf->vb.width = dev->width;
  501. buf->vb.height = dev->height;
  502. buf->vb.field = field;
  503. init_buffer = 1;
  504. }
  505. if (VIDEOBUF_NEEDS_INIT == buf->vb.state) {
  506. init_buffer = 1;
  507. if (0 != (rc = videobuf_iolock(q,&buf->vb,NULL)))
  508. goto fail;
  509. }
  510. if (init_buffer) {
  511. buf->bpl = buf->vb.width * buf->fmt->depth >> 3;
  512. switch (buf->vb.field) {
  513. case V4L2_FIELD_TOP:
  514. cx88_risc_buffer(dev->pci, &buf->risc,
  515. dma->sglist, 0, UNSET,
  516. buf->bpl, 0, buf->vb.height);
  517. break;
  518. case V4L2_FIELD_BOTTOM:
  519. cx88_risc_buffer(dev->pci, &buf->risc,
  520. dma->sglist, UNSET, 0,
  521. buf->bpl, 0, buf->vb.height);
  522. break;
  523. case V4L2_FIELD_INTERLACED:
  524. cx88_risc_buffer(dev->pci, &buf->risc,
  525. dma->sglist, 0, buf->bpl,
  526. buf->bpl, buf->bpl,
  527. buf->vb.height >> 1);
  528. break;
  529. case V4L2_FIELD_SEQ_TB:
  530. cx88_risc_buffer(dev->pci, &buf->risc,
  531. dma->sglist,
  532. 0, buf->bpl * (buf->vb.height >> 1),
  533. buf->bpl, 0,
  534. buf->vb.height >> 1);
  535. break;
  536. case V4L2_FIELD_SEQ_BT:
  537. cx88_risc_buffer(dev->pci, &buf->risc,
  538. dma->sglist,
  539. buf->bpl * (buf->vb.height >> 1), 0,
  540. buf->bpl, 0,
  541. buf->vb.height >> 1);
  542. break;
  543. default:
  544. BUG();
  545. }
  546. }
  547. dprintk(2,"[%p/%d] buffer_prepare - %dx%d %dbpp \"%s\" - dma=0x%08lx\n",
  548. buf, buf->vb.i,
  549. dev->width, dev->height, dev->fmt->depth, dev->fmt->name,
  550. (unsigned long)buf->risc.dma);
  551. buf->vb.state = VIDEOBUF_PREPARED;
  552. return 0;
  553. fail:
  554. cx88_free_buffer(q,buf);
  555. return rc;
  556. }
  557. static void
  558. buffer_queue(struct videobuf_queue *vq, struct videobuf_buffer *vb)
  559. {
  560. struct cx88_buffer *buf = container_of(vb,struct cx88_buffer,vb);
  561. struct cx88_buffer *prev;
  562. struct cx8800_fh *fh = vq->priv_data;
  563. struct cx8800_dev *dev = fh->dev;
  564. struct cx88_core *core = dev->core;
  565. struct cx88_dmaqueue *q = &dev->vidq;
  566. /* add jump to stopper */
  567. buf->risc.jmp[0] = cpu_to_le32(RISC_JUMP | RISC_IRQ1 | RISC_CNT_INC);
  568. buf->risc.jmp[1] = cpu_to_le32(q->stopper.dma);
  569. if (!list_empty(&q->queued)) {
  570. list_add_tail(&buf->vb.queue,&q->queued);
  571. buf->vb.state = VIDEOBUF_QUEUED;
  572. dprintk(2,"[%p/%d] buffer_queue - append to queued\n",
  573. buf, buf->vb.i);
  574. } else if (list_empty(&q->active)) {
  575. list_add_tail(&buf->vb.queue,&q->active);
  576. start_video_dma(dev, q, buf);
  577. buf->vb.state = VIDEOBUF_ACTIVE;
  578. buf->count = q->count++;
  579. mod_timer(&q->timeout, jiffies+BUFFER_TIMEOUT);
  580. dprintk(2,"[%p/%d] buffer_queue - first active\n",
  581. buf, buf->vb.i);
  582. } else {
  583. prev = list_entry(q->active.prev, struct cx88_buffer, vb.queue);
  584. if (prev->vb.width == buf->vb.width &&
  585. prev->vb.height == buf->vb.height &&
  586. prev->fmt == buf->fmt) {
  587. list_add_tail(&buf->vb.queue,&q->active);
  588. buf->vb.state = VIDEOBUF_ACTIVE;
  589. buf->count = q->count++;
  590. prev->risc.jmp[1] = cpu_to_le32(buf->risc.dma);
  591. dprintk(2,"[%p/%d] buffer_queue - append to active\n",
  592. buf, buf->vb.i);
  593. } else {
  594. list_add_tail(&buf->vb.queue,&q->queued);
  595. buf->vb.state = VIDEOBUF_QUEUED;
  596. dprintk(2,"[%p/%d] buffer_queue - first queued\n",
  597. buf, buf->vb.i);
  598. }
  599. }
  600. }
  601. static void buffer_release(struct videobuf_queue *q, struct videobuf_buffer *vb)
  602. {
  603. struct cx88_buffer *buf = container_of(vb,struct cx88_buffer,vb);
  604. cx88_free_buffer(q,buf);
  605. }
  606. static const struct videobuf_queue_ops cx8800_video_qops = {
  607. .buf_setup = buffer_setup,
  608. .buf_prepare = buffer_prepare,
  609. .buf_queue = buffer_queue,
  610. .buf_release = buffer_release,
  611. };
  612. /* ------------------------------------------------------------------ */
  613. /* ------------------------------------------------------------------ */
  614. static struct videobuf_queue *get_queue(struct file *file)
  615. {
  616. struct video_device *vdev = video_devdata(file);
  617. struct cx8800_fh *fh = file->private_data;
  618. switch (vdev->vfl_type) {
  619. case VFL_TYPE_GRABBER:
  620. return &fh->vidq;
  621. case VFL_TYPE_VBI:
  622. return &fh->vbiq;
  623. default:
  624. BUG();
  625. return NULL;
  626. }
  627. }
  628. static int get_resource(struct file *file)
  629. {
  630. struct video_device *vdev = video_devdata(file);
  631. switch (vdev->vfl_type) {
  632. case VFL_TYPE_GRABBER:
  633. return RESOURCE_VIDEO;
  634. case VFL_TYPE_VBI:
  635. return RESOURCE_VBI;
  636. default:
  637. BUG();
  638. return 0;
  639. }
  640. }
  641. static int video_open(struct file *file)
  642. {
  643. struct video_device *vdev = video_devdata(file);
  644. struct cx8800_dev *dev = video_drvdata(file);
  645. struct cx88_core *core = dev->core;
  646. struct cx8800_fh *fh;
  647. enum v4l2_buf_type type = 0;
  648. int radio = 0;
  649. switch (vdev->vfl_type) {
  650. case VFL_TYPE_GRABBER:
  651. type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
  652. break;
  653. case VFL_TYPE_VBI:
  654. type = V4L2_BUF_TYPE_VBI_CAPTURE;
  655. break;
  656. case VFL_TYPE_RADIO:
  657. radio = 1;
  658. break;
  659. }
  660. dprintk(1, "open dev=%s radio=%d type=%s\n",
  661. video_device_node_name(vdev), radio, v4l2_type_names[type]);
  662. /* allocate + initialize per filehandle data */
  663. fh = kzalloc(sizeof(*fh),GFP_KERNEL);
  664. if (unlikely(!fh))
  665. return -ENOMEM;
  666. v4l2_fh_init(&fh->fh, vdev);
  667. file->private_data = fh;
  668. fh->dev = dev;
  669. mutex_lock(&core->lock);
  670. videobuf_queue_sg_init(&fh->vidq, &cx8800_video_qops,
  671. &dev->pci->dev, &dev->slock,
  672. V4L2_BUF_TYPE_VIDEO_CAPTURE,
  673. V4L2_FIELD_INTERLACED,
  674. sizeof(struct cx88_buffer),
  675. fh, NULL);
  676. videobuf_queue_sg_init(&fh->vbiq, &cx8800_vbi_qops,
  677. &dev->pci->dev, &dev->slock,
  678. V4L2_BUF_TYPE_VBI_CAPTURE,
  679. V4L2_FIELD_SEQ_TB,
  680. sizeof(struct cx88_buffer),
  681. fh, NULL);
  682. if (vdev->vfl_type == VFL_TYPE_RADIO) {
  683. dprintk(1,"video_open: setting radio device\n");
  684. cx_write(MO_GP3_IO, core->board.radio.gpio3);
  685. cx_write(MO_GP0_IO, core->board.radio.gpio0);
  686. cx_write(MO_GP1_IO, core->board.radio.gpio1);
  687. cx_write(MO_GP2_IO, core->board.radio.gpio2);
  688. if (core->board.radio.audioroute) {
  689. if(core->board.audio_chip &&
  690. core->board.audio_chip == V4L2_IDENT_WM8775) {
  691. call_all(core, audio, s_routing,
  692. core->board.radio.audioroute, 0, 0);
  693. }
  694. /* "I2S ADC mode" */
  695. core->tvaudio = WW_I2SADC;
  696. cx88_set_tvaudio(core);
  697. } else {
  698. /* FM Mode */
  699. core->tvaudio = WW_FM;
  700. cx88_set_tvaudio(core);
  701. cx88_set_stereo(core,V4L2_TUNER_MODE_STEREO,1);
  702. }
  703. call_all(core, tuner, s_radio);
  704. }
  705. core->users++;
  706. mutex_unlock(&core->lock);
  707. v4l2_fh_add(&fh->fh);
  708. return 0;
  709. }
  710. static ssize_t
  711. video_read(struct file *file, char __user *data, size_t count, loff_t *ppos)
  712. {
  713. struct video_device *vdev = video_devdata(file);
  714. struct cx8800_fh *fh = file->private_data;
  715. switch (vdev->vfl_type) {
  716. case VFL_TYPE_GRABBER:
  717. if (res_locked(fh->dev,RESOURCE_VIDEO))
  718. return -EBUSY;
  719. return videobuf_read_one(&fh->vidq, data, count, ppos,
  720. file->f_flags & O_NONBLOCK);
  721. case VFL_TYPE_VBI:
  722. if (!res_get(fh->dev,fh,RESOURCE_VBI))
  723. return -EBUSY;
  724. return videobuf_read_stream(&fh->vbiq, data, count, ppos, 1,
  725. file->f_flags & O_NONBLOCK);
  726. default:
  727. BUG();
  728. return 0;
  729. }
  730. }
  731. static unsigned int
  732. video_poll(struct file *file, struct poll_table_struct *wait)
  733. {
  734. struct video_device *vdev = video_devdata(file);
  735. struct cx8800_fh *fh = file->private_data;
  736. struct cx88_buffer *buf;
  737. unsigned int rc = v4l2_ctrl_poll(file, wait);
  738. if (vdev->vfl_type == VFL_TYPE_VBI) {
  739. if (!res_get(fh->dev,fh,RESOURCE_VBI))
  740. return rc | POLLERR;
  741. return rc | videobuf_poll_stream(file, &fh->vbiq, wait);
  742. }
  743. mutex_lock(&fh->vidq.vb_lock);
  744. if (res_check(fh,RESOURCE_VIDEO)) {
  745. /* streaming capture */
  746. if (list_empty(&fh->vidq.stream))
  747. goto done;
  748. buf = list_entry(fh->vidq.stream.next,struct cx88_buffer,vb.stream);
  749. } else {
  750. /* read() capture */
  751. buf = (struct cx88_buffer*)fh->vidq.read_buf;
  752. if (NULL == buf)
  753. goto done;
  754. }
  755. poll_wait(file, &buf->vb.done, wait);
  756. if (buf->vb.state == VIDEOBUF_DONE ||
  757. buf->vb.state == VIDEOBUF_ERROR)
  758. rc |= POLLIN|POLLRDNORM;
  759. done:
  760. mutex_unlock(&fh->vidq.vb_lock);
  761. return rc;
  762. }
  763. static int video_release(struct file *file)
  764. {
  765. struct cx8800_fh *fh = file->private_data;
  766. struct cx8800_dev *dev = fh->dev;
  767. /* turn off overlay */
  768. if (res_check(fh, RESOURCE_OVERLAY)) {
  769. /* FIXME */
  770. res_free(dev,fh,RESOURCE_OVERLAY);
  771. }
  772. /* stop video capture */
  773. if (res_check(fh, RESOURCE_VIDEO)) {
  774. videobuf_queue_cancel(&fh->vidq);
  775. res_free(dev,fh,RESOURCE_VIDEO);
  776. }
  777. if (fh->vidq.read_buf) {
  778. buffer_release(&fh->vidq,fh->vidq.read_buf);
  779. kfree(fh->vidq.read_buf);
  780. }
  781. /* stop vbi capture */
  782. if (res_check(fh, RESOURCE_VBI)) {
  783. videobuf_stop(&fh->vbiq);
  784. res_free(dev,fh,RESOURCE_VBI);
  785. }
  786. videobuf_mmap_free(&fh->vidq);
  787. videobuf_mmap_free(&fh->vbiq);
  788. mutex_lock(&dev->core->lock);
  789. v4l2_fh_del(&fh->fh);
  790. v4l2_fh_exit(&fh->fh);
  791. file->private_data = NULL;
  792. kfree(fh);
  793. dev->core->users--;
  794. if (!dev->core->users)
  795. call_all(dev->core, core, s_power, 0);
  796. mutex_unlock(&dev->core->lock);
  797. return 0;
  798. }
  799. static int
  800. video_mmap(struct file *file, struct vm_area_struct * vma)
  801. {
  802. return videobuf_mmap_mapper(get_queue(file), vma);
  803. }
  804. /* ------------------------------------------------------------------ */
  805. /* VIDEO CTRL IOCTLS */
  806. static int cx8800_s_vid_ctrl(struct v4l2_ctrl *ctrl)
  807. {
  808. struct cx88_core *core =
  809. container_of(ctrl->handler, struct cx88_core, video_hdl);
  810. const struct cx88_ctrl *cc = ctrl->priv;
  811. u32 value, mask;
  812. mask = cc->mask;
  813. switch (ctrl->id) {
  814. case V4L2_CID_SATURATION:
  815. /* special v_sat handling */
  816. value = ((ctrl->val - cc->off) << cc->shift) & cc->mask;
  817. if (core->tvnorm & V4L2_STD_SECAM) {
  818. /* For SECAM, both U and V sat should be equal */
  819. value = value << 8 | value;
  820. } else {
  821. /* Keeps U Saturation proportional to V Sat */
  822. value = (value * 0x5a) / 0x7f << 8 | value;
  823. }
  824. mask = 0xffff;
  825. break;
  826. case V4L2_CID_SHARPNESS:
  827. /* 0b000, 0b100, 0b101, 0b110, or 0b111 */
  828. value = (ctrl->val < 1 ? 0 : ((ctrl->val + 3) << 7));
  829. /* needs to be set for both fields */
  830. cx_andor(MO_FILTER_EVEN, mask, value);
  831. break;
  832. case V4L2_CID_CHROMA_AGC:
  833. value = ((ctrl->val - cc->off) << cc->shift) & cc->mask;
  834. break;
  835. default:
  836. value = ((ctrl->val - cc->off) << cc->shift) & cc->mask;
  837. break;
  838. }
  839. dprintk(1, "set_control id=0x%X(%s) ctrl=0x%02x, reg=0x%02x val=0x%02x (mask 0x%02x)%s\n",
  840. ctrl->id, ctrl->name, ctrl->val, cc->reg, value,
  841. mask, cc->sreg ? " [shadowed]" : "");
  842. if (cc->sreg)
  843. cx_sandor(cc->sreg, cc->reg, mask, value);
  844. else
  845. cx_andor(cc->reg, mask, value);
  846. return 0;
  847. }
  848. static int cx8800_s_aud_ctrl(struct v4l2_ctrl *ctrl)
  849. {
  850. struct cx88_core *core =
  851. container_of(ctrl->handler, struct cx88_core, audio_hdl);
  852. const struct cx88_ctrl *cc = ctrl->priv;
  853. u32 value,mask;
  854. /* Pass changes onto any WM8775 */
  855. if (core->board.audio_chip == V4L2_IDENT_WM8775) {
  856. switch (ctrl->id) {
  857. case V4L2_CID_AUDIO_MUTE:
  858. wm8775_s_ctrl(core, ctrl->id, ctrl->val);
  859. break;
  860. case V4L2_CID_AUDIO_VOLUME:
  861. wm8775_s_ctrl(core, ctrl->id, (ctrl->val) ?
  862. (0x90 + ctrl->val) << 8 : 0);
  863. break;
  864. case V4L2_CID_AUDIO_BALANCE:
  865. wm8775_s_ctrl(core, ctrl->id, ctrl->val << 9);
  866. break;
  867. default:
  868. break;
  869. }
  870. }
  871. mask = cc->mask;
  872. switch (ctrl->id) {
  873. case V4L2_CID_AUDIO_BALANCE:
  874. value = (ctrl->val < 0x40) ? (0x7f - ctrl->val) : (ctrl->val - 0x40);
  875. break;
  876. case V4L2_CID_AUDIO_VOLUME:
  877. value = 0x3f - (ctrl->val & 0x3f);
  878. break;
  879. default:
  880. value = ((ctrl->val - cc->off) << cc->shift) & cc->mask;
  881. break;
  882. }
  883. dprintk(1,"set_control id=0x%X(%s) ctrl=0x%02x, reg=0x%02x val=0x%02x (mask 0x%02x)%s\n",
  884. ctrl->id, ctrl->name, ctrl->val, cc->reg, value,
  885. mask, cc->sreg ? " [shadowed]" : "");
  886. if (cc->sreg)
  887. cx_sandor(cc->sreg, cc->reg, mask, value);
  888. else
  889. cx_andor(cc->reg, mask, value);
  890. return 0;
  891. }
  892. /* ------------------------------------------------------------------ */
  893. /* VIDEO IOCTLS */
  894. static int vidioc_g_fmt_vid_cap(struct file *file, void *priv,
  895. struct v4l2_format *f)
  896. {
  897. struct cx8800_fh *fh = priv;
  898. struct cx8800_dev *dev = fh->dev;
  899. f->fmt.pix.width = dev->width;
  900. f->fmt.pix.height = dev->height;
  901. f->fmt.pix.field = fh->vidq.field;
  902. f->fmt.pix.pixelformat = dev->fmt->fourcc;
  903. f->fmt.pix.bytesperline =
  904. (f->fmt.pix.width * dev->fmt->depth) >> 3;
  905. f->fmt.pix.sizeimage =
  906. f->fmt.pix.height * f->fmt.pix.bytesperline;
  907. f->fmt.pix.colorspace = V4L2_COLORSPACE_SMPTE170M;
  908. return 0;
  909. }
  910. static int vidioc_try_fmt_vid_cap(struct file *file, void *priv,
  911. struct v4l2_format *f)
  912. {
  913. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  914. const struct cx8800_fmt *fmt;
  915. enum v4l2_field field;
  916. unsigned int maxw, maxh;
  917. fmt = format_by_fourcc(f->fmt.pix.pixelformat);
  918. if (NULL == fmt)
  919. return -EINVAL;
  920. field = f->fmt.pix.field;
  921. maxw = norm_maxw(core->tvnorm);
  922. maxh = norm_maxh(core->tvnorm);
  923. if (V4L2_FIELD_ANY == field) {
  924. field = (f->fmt.pix.height > maxh/2)
  925. ? V4L2_FIELD_INTERLACED
  926. : V4L2_FIELD_BOTTOM;
  927. }
  928. switch (field) {
  929. case V4L2_FIELD_TOP:
  930. case V4L2_FIELD_BOTTOM:
  931. maxh = maxh / 2;
  932. break;
  933. case V4L2_FIELD_INTERLACED:
  934. break;
  935. default:
  936. return -EINVAL;
  937. }
  938. f->fmt.pix.field = field;
  939. v4l_bound_align_image(&f->fmt.pix.width, 48, maxw, 2,
  940. &f->fmt.pix.height, 32, maxh, 0, 0);
  941. f->fmt.pix.bytesperline =
  942. (f->fmt.pix.width * fmt->depth) >> 3;
  943. f->fmt.pix.sizeimage =
  944. f->fmt.pix.height * f->fmt.pix.bytesperline;
  945. return 0;
  946. }
  947. static int vidioc_s_fmt_vid_cap(struct file *file, void *priv,
  948. struct v4l2_format *f)
  949. {
  950. struct cx8800_fh *fh = priv;
  951. struct cx8800_dev *dev = fh->dev;
  952. int err = vidioc_try_fmt_vid_cap (file,priv,f);
  953. if (0 != err)
  954. return err;
  955. dev->fmt = format_by_fourcc(f->fmt.pix.pixelformat);
  956. dev->width = f->fmt.pix.width;
  957. dev->height = f->fmt.pix.height;
  958. fh->vidq.field = f->fmt.pix.field;
  959. return 0;
  960. }
  961. void cx88_querycap(struct file *file, struct cx88_core *core,
  962. struct v4l2_capability *cap)
  963. {
  964. struct video_device *vdev = video_devdata(file);
  965. strlcpy(cap->card, core->board.name, sizeof(cap->card));
  966. cap->device_caps = V4L2_CAP_READWRITE | V4L2_CAP_STREAMING;
  967. if (UNSET != core->board.tuner_type)
  968. cap->device_caps |= V4L2_CAP_TUNER;
  969. switch (vdev->vfl_type) {
  970. case VFL_TYPE_RADIO:
  971. cap->device_caps = V4L2_CAP_RADIO | V4L2_CAP_TUNER;
  972. break;
  973. case VFL_TYPE_GRABBER:
  974. cap->device_caps |= V4L2_CAP_VIDEO_CAPTURE;
  975. break;
  976. case VFL_TYPE_VBI:
  977. cap->device_caps |= V4L2_CAP_VBI_CAPTURE;
  978. break;
  979. }
  980. cap->capabilities = cap->device_caps | V4L2_CAP_VIDEO_CAPTURE |
  981. V4L2_CAP_VBI_CAPTURE | V4L2_CAP_DEVICE_CAPS;
  982. if (core->board.radio.type == CX88_RADIO)
  983. cap->capabilities |= V4L2_CAP_RADIO;
  984. }
  985. EXPORT_SYMBOL(cx88_querycap);
  986. static int vidioc_querycap(struct file *file, void *priv,
  987. struct v4l2_capability *cap)
  988. {
  989. struct cx8800_dev *dev = ((struct cx8800_fh *)priv)->dev;
  990. struct cx88_core *core = dev->core;
  991. strcpy(cap->driver, "cx8800");
  992. sprintf(cap->bus_info, "PCI:%s", pci_name(dev->pci));
  993. cx88_querycap(file, core, cap);
  994. return 0;
  995. }
  996. static int vidioc_enum_fmt_vid_cap (struct file *file, void *priv,
  997. struct v4l2_fmtdesc *f)
  998. {
  999. if (unlikely(f->index >= ARRAY_SIZE(formats)))
  1000. return -EINVAL;
  1001. strlcpy(f->description,formats[f->index].name,sizeof(f->description));
  1002. f->pixelformat = formats[f->index].fourcc;
  1003. return 0;
  1004. }
  1005. static int vidioc_reqbufs (struct file *file, void *priv, struct v4l2_requestbuffers *p)
  1006. {
  1007. return videobuf_reqbufs(get_queue(file), p);
  1008. }
  1009. static int vidioc_querybuf (struct file *file, void *priv, struct v4l2_buffer *p)
  1010. {
  1011. return videobuf_querybuf(get_queue(file), p);
  1012. }
  1013. static int vidioc_qbuf (struct file *file, void *priv, struct v4l2_buffer *p)
  1014. {
  1015. return videobuf_qbuf(get_queue(file), p);
  1016. }
  1017. static int vidioc_dqbuf (struct file *file, void *priv, struct v4l2_buffer *p)
  1018. {
  1019. return videobuf_dqbuf(get_queue(file), p,
  1020. file->f_flags & O_NONBLOCK);
  1021. }
  1022. static int vidioc_streamon(struct file *file, void *priv, enum v4l2_buf_type i)
  1023. {
  1024. struct video_device *vdev = video_devdata(file);
  1025. struct cx8800_fh *fh = priv;
  1026. struct cx8800_dev *dev = fh->dev;
  1027. if ((vdev->vfl_type == VFL_TYPE_GRABBER && i != V4L2_BUF_TYPE_VIDEO_CAPTURE) ||
  1028. (vdev->vfl_type == VFL_TYPE_VBI && i != V4L2_BUF_TYPE_VBI_CAPTURE))
  1029. return -EINVAL;
  1030. if (unlikely(!res_get(dev, fh, get_resource(file))))
  1031. return -EBUSY;
  1032. return videobuf_streamon(get_queue(file));
  1033. }
  1034. static int vidioc_streamoff(struct file *file, void *priv, enum v4l2_buf_type i)
  1035. {
  1036. struct video_device *vdev = video_devdata(file);
  1037. struct cx8800_fh *fh = priv;
  1038. struct cx8800_dev *dev = fh->dev;
  1039. int err, res;
  1040. if ((vdev->vfl_type == VFL_TYPE_GRABBER && i != V4L2_BUF_TYPE_VIDEO_CAPTURE) ||
  1041. (vdev->vfl_type == VFL_TYPE_VBI && i != V4L2_BUF_TYPE_VBI_CAPTURE))
  1042. return -EINVAL;
  1043. res = get_resource(file);
  1044. err = videobuf_streamoff(get_queue(file));
  1045. if (err < 0)
  1046. return err;
  1047. res_free(dev,fh,res);
  1048. return 0;
  1049. }
  1050. static int vidioc_s_std (struct file *file, void *priv, v4l2_std_id *tvnorms)
  1051. {
  1052. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  1053. mutex_lock(&core->lock);
  1054. cx88_set_tvnorm(core,*tvnorms);
  1055. mutex_unlock(&core->lock);
  1056. return 0;
  1057. }
  1058. /* only one input in this sample driver */
  1059. int cx88_enum_input (struct cx88_core *core,struct v4l2_input *i)
  1060. {
  1061. static const char * const iname[] = {
  1062. [ CX88_VMUX_COMPOSITE1 ] = "Composite1",
  1063. [ CX88_VMUX_COMPOSITE2 ] = "Composite2",
  1064. [ CX88_VMUX_COMPOSITE3 ] = "Composite3",
  1065. [ CX88_VMUX_COMPOSITE4 ] = "Composite4",
  1066. [ CX88_VMUX_SVIDEO ] = "S-Video",
  1067. [ CX88_VMUX_TELEVISION ] = "Television",
  1068. [ CX88_VMUX_CABLE ] = "Cable TV",
  1069. [ CX88_VMUX_DVB ] = "DVB",
  1070. [ CX88_VMUX_DEBUG ] = "for debug only",
  1071. };
  1072. unsigned int n = i->index;
  1073. if (n >= 4)
  1074. return -EINVAL;
  1075. if (0 == INPUT(n).type)
  1076. return -EINVAL;
  1077. i->type = V4L2_INPUT_TYPE_CAMERA;
  1078. strcpy(i->name,iname[INPUT(n).type]);
  1079. if ((CX88_VMUX_TELEVISION == INPUT(n).type) ||
  1080. (CX88_VMUX_CABLE == INPUT(n).type)) {
  1081. i->type = V4L2_INPUT_TYPE_TUNER;
  1082. }
  1083. i->std = CX88_NORMS;
  1084. return 0;
  1085. }
  1086. EXPORT_SYMBOL(cx88_enum_input);
  1087. static int vidioc_enum_input (struct file *file, void *priv,
  1088. struct v4l2_input *i)
  1089. {
  1090. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  1091. return cx88_enum_input (core,i);
  1092. }
  1093. static int vidioc_g_input (struct file *file, void *priv, unsigned int *i)
  1094. {
  1095. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  1096. *i = core->input;
  1097. return 0;
  1098. }
  1099. static int vidioc_s_input (struct file *file, void *priv, unsigned int i)
  1100. {
  1101. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  1102. if (i >= 4)
  1103. return -EINVAL;
  1104. if (0 == INPUT(i).type)
  1105. return -EINVAL;
  1106. mutex_lock(&core->lock);
  1107. cx88_newstation(core);
  1108. cx88_video_mux(core,i);
  1109. mutex_unlock(&core->lock);
  1110. return 0;
  1111. }
  1112. static int vidioc_g_tuner (struct file *file, void *priv,
  1113. struct v4l2_tuner *t)
  1114. {
  1115. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  1116. u32 reg;
  1117. if (unlikely(UNSET == core->board.tuner_type))
  1118. return -EINVAL;
  1119. if (0 != t->index)
  1120. return -EINVAL;
  1121. strcpy(t->name, "Television");
  1122. t->capability = V4L2_TUNER_CAP_NORM;
  1123. t->rangehigh = 0xffffffffUL;
  1124. call_all(core, tuner, g_tuner, t);
  1125. cx88_get_stereo(core ,t);
  1126. reg = cx_read(MO_DEVICE_STATUS);
  1127. t->signal = (reg & (1<<5)) ? 0xffff : 0x0000;
  1128. return 0;
  1129. }
  1130. static int vidioc_s_tuner (struct file *file, void *priv,
  1131. struct v4l2_tuner *t)
  1132. {
  1133. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  1134. if (UNSET == core->board.tuner_type)
  1135. return -EINVAL;
  1136. if (0 != t->index)
  1137. return -EINVAL;
  1138. cx88_set_stereo(core, t->audmode, 1);
  1139. return 0;
  1140. }
  1141. static int vidioc_g_frequency (struct file *file, void *priv,
  1142. struct v4l2_frequency *f)
  1143. {
  1144. struct cx8800_fh *fh = priv;
  1145. struct cx88_core *core = fh->dev->core;
  1146. if (unlikely(UNSET == core->board.tuner_type))
  1147. return -EINVAL;
  1148. if (f->tuner)
  1149. return -EINVAL;
  1150. f->frequency = core->freq;
  1151. call_all(core, tuner, g_frequency, f);
  1152. return 0;
  1153. }
  1154. int cx88_set_freq (struct cx88_core *core,
  1155. struct v4l2_frequency *f)
  1156. {
  1157. if (unlikely(UNSET == core->board.tuner_type))
  1158. return -EINVAL;
  1159. if (unlikely(f->tuner != 0))
  1160. return -EINVAL;
  1161. mutex_lock(&core->lock);
  1162. cx88_newstation(core);
  1163. call_all(core, tuner, s_frequency, f);
  1164. call_all(core, tuner, g_frequency, f);
  1165. core->freq = f->frequency;
  1166. /* When changing channels it is required to reset TVAUDIO */
  1167. msleep (10);
  1168. cx88_set_tvaudio(core);
  1169. mutex_unlock(&core->lock);
  1170. return 0;
  1171. }
  1172. EXPORT_SYMBOL(cx88_set_freq);
  1173. static int vidioc_s_frequency (struct file *file, void *priv,
  1174. struct v4l2_frequency *f)
  1175. {
  1176. struct cx8800_fh *fh = priv;
  1177. struct cx88_core *core = fh->dev->core;
  1178. return cx88_set_freq(core, f);
  1179. }
  1180. static int vidioc_g_chip_ident(struct file *file, void *priv,
  1181. struct v4l2_dbg_chip_ident *chip)
  1182. {
  1183. if (!v4l2_chip_match_host(&chip->match))
  1184. return -EINVAL;
  1185. chip->revision = 0;
  1186. chip->ident = V4L2_IDENT_UNKNOWN;
  1187. return 0;
  1188. }
  1189. #ifdef CONFIG_VIDEO_ADV_DEBUG
  1190. static int vidioc_g_register (struct file *file, void *fh,
  1191. struct v4l2_dbg_register *reg)
  1192. {
  1193. struct cx88_core *core = ((struct cx8800_fh*)fh)->dev->core;
  1194. if (!v4l2_chip_match_host(&reg->match))
  1195. return -EINVAL;
  1196. /* cx2388x has a 24-bit register space */
  1197. reg->val = cx_read(reg->reg & 0xffffff);
  1198. reg->size = 4;
  1199. return 0;
  1200. }
  1201. static int vidioc_s_register (struct file *file, void *fh,
  1202. struct v4l2_dbg_register *reg)
  1203. {
  1204. struct cx88_core *core = ((struct cx8800_fh*)fh)->dev->core;
  1205. if (!v4l2_chip_match_host(&reg->match))
  1206. return -EINVAL;
  1207. cx_write(reg->reg & 0xffffff, reg->val);
  1208. return 0;
  1209. }
  1210. #endif
  1211. /* ----------------------------------------------------------- */
  1212. /* RADIO ESPECIFIC IOCTLS */
  1213. /* ----------------------------------------------------------- */
  1214. static int radio_g_tuner (struct file *file, void *priv,
  1215. struct v4l2_tuner *t)
  1216. {
  1217. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  1218. if (unlikely(t->index > 0))
  1219. return -EINVAL;
  1220. strcpy(t->name, "Radio");
  1221. call_all(core, tuner, g_tuner, t);
  1222. return 0;
  1223. }
  1224. /* FIXME: Should add a standard for radio */
  1225. static int radio_s_tuner (struct file *file, void *priv,
  1226. struct v4l2_tuner *t)
  1227. {
  1228. struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
  1229. if (0 != t->index)
  1230. return -EINVAL;
  1231. if (t->audmode > V4L2_TUNER_MODE_STEREO)
  1232. t->audmode = V4L2_TUNER_MODE_STEREO;
  1233. call_all(core, tuner, s_tuner, t);
  1234. return 0;
  1235. }
  1236. /* ----------------------------------------------------------- */
  1237. static void cx8800_vid_timeout(unsigned long data)
  1238. {
  1239. struct cx8800_dev *dev = (struct cx8800_dev*)data;
  1240. struct cx88_core *core = dev->core;
  1241. struct cx88_dmaqueue *q = &dev->vidq;
  1242. struct cx88_buffer *buf;
  1243. unsigned long flags;
  1244. cx88_sram_channel_dump(core, &cx88_sram_channels[SRAM_CH21]);
  1245. cx_clear(MO_VID_DMACNTRL, 0x11);
  1246. cx_clear(VID_CAPTURE_CONTROL, 0x06);
  1247. spin_lock_irqsave(&dev->slock,flags);
  1248. while (!list_empty(&q->active)) {
  1249. buf = list_entry(q->active.next, struct cx88_buffer, vb.queue);
  1250. list_del(&buf->vb.queue);
  1251. buf->vb.state = VIDEOBUF_ERROR;
  1252. wake_up(&buf->vb.done);
  1253. printk("%s/0: [%p/%d] timeout - dma=0x%08lx\n", core->name,
  1254. buf, buf->vb.i, (unsigned long)buf->risc.dma);
  1255. }
  1256. restart_video_queue(dev,q);
  1257. spin_unlock_irqrestore(&dev->slock,flags);
  1258. }
  1259. static const char *cx88_vid_irqs[32] = {
  1260. "y_risci1", "u_risci1", "v_risci1", "vbi_risc1",
  1261. "y_risci2", "u_risci2", "v_risci2", "vbi_risc2",
  1262. "y_oflow", "u_oflow", "v_oflow", "vbi_oflow",
  1263. "y_sync", "u_sync", "v_sync", "vbi_sync",
  1264. "opc_err", "par_err", "rip_err", "pci_abort",
  1265. };
  1266. static void cx8800_vid_irq(struct cx8800_dev *dev)
  1267. {
  1268. struct cx88_core *core = dev->core;
  1269. u32 status, mask, count;
  1270. status = cx_read(MO_VID_INTSTAT);
  1271. mask = cx_read(MO_VID_INTMSK);
  1272. if (0 == (status & mask))
  1273. return;
  1274. cx_write(MO_VID_INTSTAT, status);
  1275. if (irq_debug || (status & mask & ~0xff))
  1276. cx88_print_irqbits(core->name, "irq vid",
  1277. cx88_vid_irqs, ARRAY_SIZE(cx88_vid_irqs),
  1278. status, mask);
  1279. /* risc op code error */
  1280. if (status & (1 << 16)) {
  1281. printk(KERN_WARNING "%s/0: video risc op code error\n",core->name);
  1282. cx_clear(MO_VID_DMACNTRL, 0x11);
  1283. cx_clear(VID_CAPTURE_CONTROL, 0x06);
  1284. cx88_sram_channel_dump(core, &cx88_sram_channels[SRAM_CH21]);
  1285. }
  1286. /* risc1 y */
  1287. if (status & 0x01) {
  1288. spin_lock(&dev->slock);
  1289. count = cx_read(MO_VIDY_GPCNT);
  1290. cx88_wakeup(core, &dev->vidq, count);
  1291. spin_unlock(&dev->slock);
  1292. }
  1293. /* risc1 vbi */
  1294. if (status & 0x08) {
  1295. spin_lock(&dev->slock);
  1296. count = cx_read(MO_VBI_GPCNT);
  1297. cx88_wakeup(core, &dev->vbiq, count);
  1298. spin_unlock(&dev->slock);
  1299. }
  1300. /* risc2 y */
  1301. if (status & 0x10) {
  1302. dprintk(2,"stopper video\n");
  1303. spin_lock(&dev->slock);
  1304. restart_video_queue(dev,&dev->vidq);
  1305. spin_unlock(&dev->slock);
  1306. }
  1307. /* risc2 vbi */
  1308. if (status & 0x80) {
  1309. dprintk(2,"stopper vbi\n");
  1310. spin_lock(&dev->slock);
  1311. cx8800_restart_vbi_queue(dev,&dev->vbiq);
  1312. spin_unlock(&dev->slock);
  1313. }
  1314. }
  1315. static irqreturn_t cx8800_irq(int irq, void *dev_id)
  1316. {
  1317. struct cx8800_dev *dev = dev_id;
  1318. struct cx88_core *core = dev->core;
  1319. u32 status;
  1320. int loop, handled = 0;
  1321. for (loop = 0; loop < 10; loop++) {
  1322. status = cx_read(MO_PCI_INTSTAT) &
  1323. (core->pci_irqmask | PCI_INT_VIDINT);
  1324. if (0 == status)
  1325. goto out;
  1326. cx_write(MO_PCI_INTSTAT, status);
  1327. handled = 1;
  1328. if (status & core->pci_irqmask)
  1329. cx88_core_irq(core,status);
  1330. if (status & PCI_INT_VIDINT)
  1331. cx8800_vid_irq(dev);
  1332. };
  1333. if (10 == loop) {
  1334. printk(KERN_WARNING "%s/0: irq loop -- clearing mask\n",
  1335. core->name);
  1336. cx_write(MO_PCI_INTMSK,0);
  1337. }
  1338. out:
  1339. return IRQ_RETVAL(handled);
  1340. }
  1341. /* ----------------------------------------------------------- */
  1342. /* exported stuff */
  1343. static const struct v4l2_file_operations video_fops =
  1344. {
  1345. .owner = THIS_MODULE,
  1346. .open = video_open,
  1347. .release = video_release,
  1348. .read = video_read,
  1349. .poll = video_poll,
  1350. .mmap = video_mmap,
  1351. .unlocked_ioctl = video_ioctl2,
  1352. };
  1353. static const struct v4l2_ioctl_ops video_ioctl_ops = {
  1354. .vidioc_querycap = vidioc_querycap,
  1355. .vidioc_enum_fmt_vid_cap = vidioc_enum_fmt_vid_cap,
  1356. .vidioc_g_fmt_vid_cap = vidioc_g_fmt_vid_cap,
  1357. .vidioc_try_fmt_vid_cap = vidioc_try_fmt_vid_cap,
  1358. .vidioc_s_fmt_vid_cap = vidioc_s_fmt_vid_cap,
  1359. .vidioc_reqbufs = vidioc_reqbufs,
  1360. .vidioc_querybuf = vidioc_querybuf,
  1361. .vidioc_qbuf = vidioc_qbuf,
  1362. .vidioc_dqbuf = vidioc_dqbuf,
  1363. .vidioc_s_std = vidioc_s_std,
  1364. .vidioc_enum_input = vidioc_enum_input,
  1365. .vidioc_g_input = vidioc_g_input,
  1366. .vidioc_s_input = vidioc_s_input,
  1367. .vidioc_streamon = vidioc_streamon,
  1368. .vidioc_streamoff = vidioc_streamoff,
  1369. .vidioc_g_tuner = vidioc_g_tuner,
  1370. .vidioc_s_tuner = vidioc_s_tuner,
  1371. .vidioc_g_frequency = vidioc_g_frequency,
  1372. .vidioc_s_frequency = vidioc_s_frequency,
  1373. .vidioc_subscribe_event = v4l2_ctrl_subscribe_event,
  1374. .vidioc_unsubscribe_event = v4l2_event_unsubscribe,
  1375. .vidioc_g_chip_ident = vidioc_g_chip_ident,
  1376. #ifdef CONFIG_VIDEO_ADV_DEBUG
  1377. .vidioc_g_register = vidioc_g_register,
  1378. .vidioc_s_register = vidioc_s_register,
  1379. #endif
  1380. };
  1381. static const struct video_device cx8800_video_template = {
  1382. .name = "cx8800-video",
  1383. .fops = &video_fops,
  1384. .ioctl_ops = &video_ioctl_ops,
  1385. .tvnorms = CX88_NORMS,
  1386. .current_norm = V4L2_STD_NTSC_M,
  1387. };
  1388. static const struct v4l2_ioctl_ops vbi_ioctl_ops = {
  1389. .vidioc_querycap = vidioc_querycap,
  1390. .vidioc_g_fmt_vbi_cap = cx8800_vbi_fmt,
  1391. .vidioc_try_fmt_vbi_cap = cx8800_vbi_fmt,
  1392. .vidioc_s_fmt_vbi_cap = cx8800_vbi_fmt,
  1393. .vidioc_reqbufs = vidioc_reqbufs,
  1394. .vidioc_querybuf = vidioc_querybuf,
  1395. .vidioc_qbuf = vidioc_qbuf,
  1396. .vidioc_dqbuf = vidioc_dqbuf,
  1397. .vidioc_s_std = vidioc_s_std,
  1398. .vidioc_enum_input = vidioc_enum_input,
  1399. .vidioc_g_input = vidioc_g_input,
  1400. .vidioc_s_input = vidioc_s_input,
  1401. .vidioc_streamon = vidioc_streamon,
  1402. .vidioc_streamoff = vidioc_streamoff,
  1403. .vidioc_g_tuner = vidioc_g_tuner,
  1404. .vidioc_s_tuner = vidioc_s_tuner,
  1405. .vidioc_g_frequency = vidioc_g_frequency,
  1406. .vidioc_s_frequency = vidioc_s_frequency,
  1407. .vidioc_g_chip_ident = vidioc_g_chip_ident,
  1408. #ifdef CONFIG_VIDEO_ADV_DEBUG
  1409. .vidioc_g_register = vidioc_g_register,
  1410. .vidioc_s_register = vidioc_s_register,
  1411. #endif
  1412. };
  1413. static const struct video_device cx8800_vbi_template = {
  1414. .name = "cx8800-vbi",
  1415. .fops = &video_fops,
  1416. .ioctl_ops = &vbi_ioctl_ops,
  1417. .tvnorms = CX88_NORMS,
  1418. .current_norm = V4L2_STD_NTSC_M,
  1419. };
  1420. static const struct v4l2_file_operations radio_fops =
  1421. {
  1422. .owner = THIS_MODULE,
  1423. .open = video_open,
  1424. .poll = v4l2_ctrl_poll,
  1425. .release = video_release,
  1426. .unlocked_ioctl = video_ioctl2,
  1427. };
  1428. static const struct v4l2_ioctl_ops radio_ioctl_ops = {
  1429. .vidioc_querycap = vidioc_querycap,
  1430. .vidioc_g_tuner = radio_g_tuner,
  1431. .vidioc_s_tuner = radio_s_tuner,
  1432. .vidioc_g_frequency = vidioc_g_frequency,
  1433. .vidioc_s_frequency = vidioc_s_frequency,
  1434. .vidioc_subscribe_event = v4l2_ctrl_subscribe_event,
  1435. .vidioc_unsubscribe_event = v4l2_event_unsubscribe,
  1436. .vidioc_g_chip_ident = vidioc_g_chip_ident,
  1437. #ifdef CONFIG_VIDEO_ADV_DEBUG
  1438. .vidioc_g_register = vidioc_g_register,
  1439. .vidioc_s_register = vidioc_s_register,
  1440. #endif
  1441. };
  1442. static const struct video_device cx8800_radio_template = {
  1443. .name = "cx8800-radio",
  1444. .fops = &radio_fops,
  1445. .ioctl_ops = &radio_ioctl_ops,
  1446. };
  1447. static const struct v4l2_ctrl_ops cx8800_ctrl_vid_ops = {
  1448. .s_ctrl = cx8800_s_vid_ctrl,
  1449. };
  1450. static const struct v4l2_ctrl_ops cx8800_ctrl_aud_ops = {
  1451. .s_ctrl = cx8800_s_aud_ctrl,
  1452. };
  1453. /* ----------------------------------------------------------- */
  1454. static void cx8800_unregister_video(struct cx8800_dev *dev)
  1455. {
  1456. if (dev->radio_dev) {
  1457. if (video_is_registered(dev->radio_dev))
  1458. video_unregister_device(dev->radio_dev);
  1459. else
  1460. video_device_release(dev->radio_dev);
  1461. dev->radio_dev = NULL;
  1462. }
  1463. if (dev->vbi_dev) {
  1464. if (video_is_registered(dev->vbi_dev))
  1465. video_unregister_device(dev->vbi_dev);
  1466. else
  1467. video_device_release(dev->vbi_dev);
  1468. dev->vbi_dev = NULL;
  1469. }
  1470. if (dev->video_dev) {
  1471. if (video_is_registered(dev->video_dev))
  1472. video_unregister_device(dev->video_dev);
  1473. else
  1474. video_device_release(dev->video_dev);
  1475. dev->video_dev = NULL;
  1476. }
  1477. }
  1478. static int __devinit cx8800_initdev(struct pci_dev *pci_dev,
  1479. const struct pci_device_id *pci_id)
  1480. {
  1481. struct cx8800_dev *dev;
  1482. struct cx88_core *core;
  1483. int err;
  1484. int i;
  1485. dev = kzalloc(sizeof(*dev),GFP_KERNEL);
  1486. if (NULL == dev)
  1487. return -ENOMEM;
  1488. /* pci init */
  1489. dev->pci = pci_dev;
  1490. if (pci_enable_device(pci_dev)) {
  1491. err = -EIO;
  1492. goto fail_free;
  1493. }
  1494. core = cx88_core_get(dev->pci);
  1495. if (NULL == core) {
  1496. err = -EINVAL;
  1497. goto fail_free;
  1498. }
  1499. dev->core = core;
  1500. /* print pci info */
  1501. dev->pci_rev = pci_dev->revision;
  1502. pci_read_config_byte(pci_dev, PCI_LATENCY_TIMER, &dev->pci_lat);
  1503. printk(KERN_INFO "%s/0: found at %s, rev: %d, irq: %d, "
  1504. "latency: %d, mmio: 0x%llx\n", core->name,
  1505. pci_name(pci_dev), dev->pci_rev, pci_dev->irq,
  1506. dev->pci_lat,(unsigned long long)pci_resource_start(pci_dev,0));
  1507. pci_set_master(pci_dev);
  1508. if (!pci_dma_supported(pci_dev,DMA_BIT_MASK(32))) {
  1509. printk("%s/0: Oops: no 32bit PCI DMA ???\n",core->name);
  1510. err = -EIO;
  1511. goto fail_core;
  1512. }
  1513. /* initialize driver struct */
  1514. spin_lock_init(&dev->slock);
  1515. core->tvnorm = cx8800_video_template.current_norm;
  1516. /* init video dma queues */
  1517. INIT_LIST_HEAD(&dev->vidq.active);
  1518. INIT_LIST_HEAD(&dev->vidq.queued);
  1519. dev->vidq.timeout.function = cx8800_vid_timeout;
  1520. dev->vidq.timeout.data = (unsigned long)dev;
  1521. init_timer(&dev->vidq.timeout);
  1522. cx88_risc_stopper(dev->pci,&dev->vidq.stopper,
  1523. MO_VID_DMACNTRL,0x11,0x00);
  1524. /* init vbi dma queues */
  1525. INIT_LIST_HEAD(&dev->vbiq.active);
  1526. INIT_LIST_HEAD(&dev->vbiq.queued);
  1527. dev->vbiq.timeout.function = cx8800_vbi_timeout;
  1528. dev->vbiq.timeout.data = (unsigned long)dev;
  1529. init_timer(&dev->vbiq.timeout);
  1530. cx88_risc_stopper(dev->pci,&dev->vbiq.stopper,
  1531. MO_VID_DMACNTRL,0x88,0x00);
  1532. /* get irq */
  1533. err = request_irq(pci_dev->irq, cx8800_irq,
  1534. IRQF_SHARED | IRQF_DISABLED, core->name, dev);
  1535. if (err < 0) {
  1536. printk(KERN_ERR "%s/0: can't get IRQ %d\n",
  1537. core->name,pci_dev->irq);
  1538. goto fail_core;
  1539. }
  1540. cx_set(MO_PCI_INTMSK, core->pci_irqmask);
  1541. for (i = 0; i < CX8800_AUD_CTLS; i++) {
  1542. const struct cx88_ctrl *cc = &cx8800_aud_ctls[i];
  1543. struct v4l2_ctrl *vc;
  1544. vc = v4l2_ctrl_new_std(&core->audio_hdl, &cx8800_ctrl_aud_ops,
  1545. cc->id, cc->minimum, cc->maximum, cc->step, cc->default_value);
  1546. if (vc == NULL) {
  1547. err = core->audio_hdl.error;
  1548. goto fail_core;
  1549. }
  1550. vc->priv = (void *)cc;
  1551. }
  1552. for (i = 0; i < CX8800_VID_CTLS; i++) {
  1553. const struct cx88_ctrl *cc = &cx8800_vid_ctls[i];
  1554. struct v4l2_ctrl *vc;
  1555. vc = v4l2_ctrl_new_std(&core->video_hdl, &cx8800_ctrl_vid_ops,
  1556. cc->id, cc->minimum, cc->maximum, cc->step, cc->default_value);
  1557. if (vc == NULL) {
  1558. err = core->video_hdl.error;
  1559. goto fail_core;
  1560. }
  1561. vc->priv = (void *)cc;
  1562. if (vc->id == V4L2_CID_CHROMA_AGC)
  1563. core->chroma_agc = vc;
  1564. }
  1565. v4l2_ctrl_add_handler(&core->video_hdl, &core->audio_hdl);
  1566. /* load and configure helper modules */
  1567. if (core->board.audio_chip == V4L2_IDENT_WM8775) {
  1568. struct i2c_board_info wm8775_info = {
  1569. .type = "wm8775",
  1570. .addr = 0x36 >> 1,
  1571. .platform_data = &core->wm8775_data,
  1572. };
  1573. struct v4l2_subdev *sd;
  1574. if (core->boardnr == CX88_BOARD_HAUPPAUGE_NOVASPLUS_S1)
  1575. core->wm8775_data.is_nova_s = true;
  1576. else
  1577. core->wm8775_data.is_nova_s = false;
  1578. sd = v4l2_i2c_new_subdev_board(&core->v4l2_dev, &core->i2c_adap,
  1579. &wm8775_info, NULL);
  1580. if (sd != NULL) {
  1581. core->sd_wm8775 = sd;
  1582. sd->grp_id = WM8775_GID;
  1583. }
  1584. }
  1585. if (core->board.audio_chip == V4L2_IDENT_TVAUDIO) {
  1586. /* This probes for a tda9874 as is used on some
  1587. Pixelview Ultra boards. */
  1588. v4l2_i2c_new_subdev(&core->v4l2_dev, &core->i2c_adap,
  1589. "tvaudio", 0, I2C_ADDRS(0xb0 >> 1));
  1590. }
  1591. switch (core->boardnr) {
  1592. case CX88_BOARD_DVICO_FUSIONHDTV_5_GOLD:
  1593. case CX88_BOARD_DVICO_FUSIONHDTV_7_GOLD: {
  1594. static const struct i2c_board_info rtc_info = {
  1595. I2C_BOARD_INFO("isl1208", 0x6f)
  1596. };
  1597. request_module("rtc-isl1208");
  1598. core->i2c_rtc = i2c_new_device(&core->i2c_adap, &rtc_info);
  1599. }
  1600. /* break intentionally omitted */
  1601. case CX88_BOARD_DVICO_FUSIONHDTV_5_PCI_NANO:
  1602. request_module("ir-kbd-i2c");
  1603. }
  1604. /* Sets device info at pci_dev */
  1605. pci_set_drvdata(pci_dev, dev);
  1606. dev->width = 320;
  1607. dev->height = 240;
  1608. dev->fmt = format_by_fourcc(V4L2_PIX_FMT_BGR24);
  1609. /* initial device configuration */
  1610. mutex_lock(&core->lock);
  1611. cx88_set_tvnorm(core, core->tvnorm);
  1612. v4l2_ctrl_handler_setup(&core->video_hdl);
  1613. v4l2_ctrl_handler_setup(&core->audio_hdl);
  1614. cx88_video_mux(core, 0);
  1615. /* register v4l devices */
  1616. dev->video_dev = cx88_vdev_init(core,dev->pci,
  1617. &cx8800_video_template,"video");
  1618. video_set_drvdata(dev->video_dev, dev);
  1619. dev->video_dev->ctrl_handler = &core->video_hdl;
  1620. err = video_register_device(dev->video_dev,VFL_TYPE_GRABBER,
  1621. video_nr[core->nr]);
  1622. if (err < 0) {
  1623. printk(KERN_ERR "%s/0: can't register video device\n",
  1624. core->name);
  1625. goto fail_unreg;
  1626. }
  1627. printk(KERN_INFO "%s/0: registered device %s [v4l2]\n",
  1628. core->name, video_device_node_name(dev->video_dev));
  1629. dev->vbi_dev = cx88_vdev_init(core,dev->pci,&cx8800_vbi_template,"vbi");
  1630. video_set_drvdata(dev->vbi_dev, dev);
  1631. err = video_register_device(dev->vbi_dev,VFL_TYPE_VBI,
  1632. vbi_nr[core->nr]);
  1633. if (err < 0) {
  1634. printk(KERN_ERR "%s/0: can't register vbi device\n",
  1635. core->name);
  1636. goto fail_unreg;
  1637. }
  1638. printk(KERN_INFO "%s/0: registered device %s\n",
  1639. core->name, video_device_node_name(dev->vbi_dev));
  1640. if (core->board.radio.type == CX88_RADIO) {
  1641. dev->radio_dev = cx88_vdev_init(core,dev->pci,
  1642. &cx8800_radio_template,"radio");
  1643. video_set_drvdata(dev->radio_dev, dev);
  1644. dev->radio_dev->ctrl_handler = &core->audio_hdl;
  1645. err = video_register_device(dev->radio_dev,VFL_TYPE_RADIO,
  1646. radio_nr[core->nr]);
  1647. if (err < 0) {
  1648. printk(KERN_ERR "%s/0: can't register radio device\n",
  1649. core->name);
  1650. goto fail_unreg;
  1651. }
  1652. printk(KERN_INFO "%s/0: registered device %s\n",
  1653. core->name, video_device_node_name(dev->radio_dev));
  1654. }
  1655. /* start tvaudio thread */
  1656. if (core->board.tuner_type != TUNER_ABSENT) {
  1657. core->kthread = kthread_run(cx88_audio_thread, core, "cx88 tvaudio");
  1658. if (IS_ERR(core->kthread)) {
  1659. err = PTR_ERR(core->kthread);
  1660. printk(KERN_ERR "%s/0: failed to create cx88 audio thread, err=%d\n",
  1661. core->name, err);
  1662. }
  1663. }
  1664. mutex_unlock(&core->lock);
  1665. return 0;
  1666. fail_unreg:
  1667. cx8800_unregister_video(dev);
  1668. free_irq(pci_dev->irq, dev);
  1669. mutex_unlock(&core->lock);
  1670. fail_core:
  1671. cx88_core_put(core,dev->pci);
  1672. fail_free:
  1673. kfree(dev);
  1674. return err;
  1675. }
  1676. static void __devexit cx8800_finidev(struct pci_dev *pci_dev)
  1677. {
  1678. struct cx8800_dev *dev = pci_get_drvdata(pci_dev);
  1679. struct cx88_core *core = dev->core;
  1680. /* stop thread */
  1681. if (core->kthread) {
  1682. kthread_stop(core->kthread);
  1683. core->kthread = NULL;
  1684. }
  1685. if (core->ir)
  1686. cx88_ir_stop(core);
  1687. cx88_shutdown(core); /* FIXME */
  1688. pci_disable_device(pci_dev);
  1689. /* unregister stuff */
  1690. free_irq(pci_dev->irq, dev);
  1691. cx8800_unregister_video(dev);
  1692. pci_set_drvdata(pci_dev, NULL);
  1693. /* free memory */
  1694. btcx_riscmem_free(dev->pci,&dev->vidq.stopper);
  1695. cx88_core_put(core,dev->pci);
  1696. kfree(dev);
  1697. }
  1698. #ifdef CONFIG_PM
  1699. static int cx8800_suspend(struct pci_dev *pci_dev, pm_message_t state)
  1700. {
  1701. struct cx8800_dev *dev = pci_get_drvdata(pci_dev);
  1702. struct cx88_core *core = dev->core;
  1703. /* stop video+vbi capture */
  1704. spin_lock(&dev->slock);
  1705. if (!list_empty(&dev->vidq.active)) {
  1706. printk("%s/0: suspend video\n", core->name);
  1707. stop_video_dma(dev);
  1708. del_timer(&dev->vidq.timeout);
  1709. }
  1710. if (!list_empty(&dev->vbiq.active)) {
  1711. printk("%s/0: suspend vbi\n", core->name);
  1712. cx8800_stop_vbi_dma(dev);
  1713. del_timer(&dev->vbiq.timeout);
  1714. }
  1715. spin_unlock(&dev->slock);
  1716. if (core->ir)
  1717. cx88_ir_stop(core);
  1718. /* FIXME -- shutdown device */
  1719. cx88_shutdown(core);
  1720. pci_save_state(pci_dev);
  1721. if (0 != pci_set_power_state(pci_dev, pci_choose_state(pci_dev, state))) {
  1722. pci_disable_device(pci_dev);
  1723. dev->state.disabled = 1;
  1724. }
  1725. return 0;
  1726. }
  1727. static int cx8800_resume(struct pci_dev *pci_dev)
  1728. {
  1729. struct cx8800_dev *dev = pci_get_drvdata(pci_dev);
  1730. struct cx88_core *core = dev->core;
  1731. int err;
  1732. if (dev->state.disabled) {
  1733. err=pci_enable_device(pci_dev);
  1734. if (err) {
  1735. printk(KERN_ERR "%s/0: can't enable device\n",
  1736. core->name);
  1737. return err;
  1738. }
  1739. dev->state.disabled = 0;
  1740. }
  1741. err= pci_set_power_state(pci_dev, PCI_D0);
  1742. if (err) {
  1743. printk(KERN_ERR "%s/0: can't set power state\n", core->name);
  1744. pci_disable_device(pci_dev);
  1745. dev->state.disabled = 1;
  1746. return err;
  1747. }
  1748. pci_restore_state(pci_dev);
  1749. /* FIXME: re-initialize hardware */
  1750. cx88_reset(core);
  1751. if (core->ir)
  1752. cx88_ir_start(core);
  1753. cx_set(MO_PCI_INTMSK, core->pci_irqmask);
  1754. /* restart video+vbi capture */
  1755. spin_lock(&dev->slock);
  1756. if (!list_empty(&dev->vidq.active)) {
  1757. printk("%s/0: resume video\n", core->name);
  1758. restart_video_queue(dev,&dev->vidq);
  1759. }
  1760. if (!list_empty(&dev->vbiq.active)) {
  1761. printk("%s/0: resume vbi\n", core->name);
  1762. cx8800_restart_vbi_queue(dev,&dev->vbiq);
  1763. }
  1764. spin_unlock(&dev->slock);
  1765. return 0;
  1766. }
  1767. #endif
  1768. /* ----------------------------------------------------------- */
  1769. static const struct pci_device_id cx8800_pci_tbl[] = {
  1770. {
  1771. .vendor = 0x14f1,
  1772. .device = 0x8800,
  1773. .subvendor = PCI_ANY_ID,
  1774. .subdevice = PCI_ANY_ID,
  1775. },{
  1776. /* --- end of list --- */
  1777. }
  1778. };
  1779. MODULE_DEVICE_TABLE(pci, cx8800_pci_tbl);
  1780. static struct pci_driver cx8800_pci_driver = {
  1781. .name = "cx8800",
  1782. .id_table = cx8800_pci_tbl,
  1783. .probe = cx8800_initdev,
  1784. .remove = __devexit_p(cx8800_finidev),
  1785. #ifdef CONFIG_PM
  1786. .suspend = cx8800_suspend,
  1787. .resume = cx8800_resume,
  1788. #endif
  1789. };
  1790. static int __init cx8800_init(void)
  1791. {
  1792. printk(KERN_INFO "cx88/0: cx2388x v4l2 driver version %s loaded\n",
  1793. CX88_VERSION);
  1794. return pci_register_driver(&cx8800_pci_driver);
  1795. }
  1796. static void __exit cx8800_fini(void)
  1797. {
  1798. pci_unregister_driver(&cx8800_pci_driver);
  1799. }
  1800. module_init(cx8800_init);
  1801. module_exit(cx8800_fini);