sn9c102_ov7660.c 20 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592
  1. /***************************************************************************
  2. * Plug-in for OV7660 image sensor connected to the SN9C1xx PC Camera *
  3. * Controllers *
  4. * *
  5. * Copyright (C) 2007 by Luca Risolia <luca.risolia@studio.unibo.it> *
  6. * *
  7. * This program is free software; you can redistribute it and/or modify *
  8. * it under the terms of the GNU General Public License as published by *
  9. * the Free Software Foundation; either version 2 of the License, or *
  10. * (at your option) any later version. *
  11. * *
  12. * This program is distributed in the hope that it will be useful, *
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of *
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
  15. * GNU General Public License for more details. *
  16. * *
  17. * You should have received a copy of the GNU General Public License *
  18. * along with this program; if not, write to the Free Software *
  19. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. *
  20. ***************************************************************************/
  21. #include "sn9c102_sensor.h"
  22. static struct sn9c102_sensor ov7660;
  23. static int ov7660_init(struct sn9c102_device* cam)
  24. {
  25. int err = 0;
  26. err += sn9c102_write_reg(cam, 0x40, 0x02);
  27. err += sn9c102_write_reg(cam, 0x00, 0x03);
  28. err += sn9c102_write_reg(cam, 0x1a, 0x04);
  29. err += sn9c102_write_reg(cam, 0x03, 0x10);
  30. err += sn9c102_write_reg(cam, 0x08, 0x14);
  31. err += sn9c102_write_reg(cam, 0x20, 0x17);
  32. err += sn9c102_write_reg(cam, 0x8b, 0x18);
  33. err += sn9c102_write_reg(cam, 0x00, 0x19);
  34. err += sn9c102_write_reg(cam, 0x1d, 0x1a);
  35. err += sn9c102_write_reg(cam, 0x10, 0x1b);
  36. err += sn9c102_write_reg(cam, 0x02, 0x1c);
  37. err += sn9c102_write_reg(cam, 0x03, 0x1d);
  38. err += sn9c102_write_reg(cam, 0x0f, 0x1e);
  39. err += sn9c102_write_reg(cam, 0x0c, 0x1f);
  40. err += sn9c102_write_reg(cam, 0x00, 0x20);
  41. err += sn9c102_write_reg(cam, 0x29, 0x21);
  42. err += sn9c102_write_reg(cam, 0x40, 0x22);
  43. err += sn9c102_write_reg(cam, 0x54, 0x23);
  44. err += sn9c102_write_reg(cam, 0x66, 0x24);
  45. err += sn9c102_write_reg(cam, 0x76, 0x25);
  46. err += sn9c102_write_reg(cam, 0x85, 0x26);
  47. err += sn9c102_write_reg(cam, 0x94, 0x27);
  48. err += sn9c102_write_reg(cam, 0xa1, 0x28);
  49. err += sn9c102_write_reg(cam, 0xae, 0x29);
  50. err += sn9c102_write_reg(cam, 0xbb, 0x2a);
  51. err += sn9c102_write_reg(cam, 0xc7, 0x2b);
  52. err += sn9c102_write_reg(cam, 0xd3, 0x2c);
  53. err += sn9c102_write_reg(cam, 0xde, 0x2d);
  54. err += sn9c102_write_reg(cam, 0xea, 0x2e);
  55. err += sn9c102_write_reg(cam, 0xf4, 0x2f);
  56. err += sn9c102_write_reg(cam, 0xff, 0x30);
  57. err += sn9c102_write_reg(cam, 0x00, 0x3F);
  58. err += sn9c102_write_reg(cam, 0xC7, 0x40);
  59. err += sn9c102_write_reg(cam, 0x01, 0x41);
  60. err += sn9c102_write_reg(cam, 0x44, 0x42);
  61. err += sn9c102_write_reg(cam, 0x00, 0x43);
  62. err += sn9c102_write_reg(cam, 0x44, 0x44);
  63. err += sn9c102_write_reg(cam, 0x00, 0x45);
  64. err += sn9c102_write_reg(cam, 0x44, 0x46);
  65. err += sn9c102_write_reg(cam, 0x00, 0x47);
  66. err += sn9c102_write_reg(cam, 0xC7, 0x48);
  67. err += sn9c102_write_reg(cam, 0x01, 0x49);
  68. err += sn9c102_write_reg(cam, 0xC7, 0x4A);
  69. err += sn9c102_write_reg(cam, 0x01, 0x4B);
  70. err += sn9c102_write_reg(cam, 0xC7, 0x4C);
  71. err += sn9c102_write_reg(cam, 0x01, 0x4D);
  72. err += sn9c102_write_reg(cam, 0x44, 0x4E);
  73. err += sn9c102_write_reg(cam, 0x00, 0x4F);
  74. err += sn9c102_write_reg(cam, 0x44, 0x50);
  75. err += sn9c102_write_reg(cam, 0x00, 0x51);
  76. err += sn9c102_write_reg(cam, 0x44, 0x52);
  77. err += sn9c102_write_reg(cam, 0x00, 0x53);
  78. err += sn9c102_write_reg(cam, 0xC7, 0x54);
  79. err += sn9c102_write_reg(cam, 0x01, 0x55);
  80. err += sn9c102_write_reg(cam, 0xC7, 0x56);
  81. err += sn9c102_write_reg(cam, 0x01, 0x57);
  82. err += sn9c102_write_reg(cam, 0xC7, 0x58);
  83. err += sn9c102_write_reg(cam, 0x01, 0x59);
  84. err += sn9c102_write_reg(cam, 0x44, 0x5A);
  85. err += sn9c102_write_reg(cam, 0x00, 0x5B);
  86. err += sn9c102_write_reg(cam, 0x44, 0x5C);
  87. err += sn9c102_write_reg(cam, 0x00, 0x5D);
  88. err += sn9c102_write_reg(cam, 0x44, 0x5E);
  89. err += sn9c102_write_reg(cam, 0x00, 0x5F);
  90. err += sn9c102_write_reg(cam, 0xC7, 0x60);
  91. err += sn9c102_write_reg(cam, 0x01, 0x61);
  92. err += sn9c102_write_reg(cam, 0xC7, 0x62);
  93. err += sn9c102_write_reg(cam, 0x01, 0x63);
  94. err += sn9c102_write_reg(cam, 0xC7, 0x64);
  95. err += sn9c102_write_reg(cam, 0x01, 0x65);
  96. err += sn9c102_write_reg(cam, 0x44, 0x66);
  97. err += sn9c102_write_reg(cam, 0x00, 0x67);
  98. err += sn9c102_write_reg(cam, 0x44, 0x68);
  99. err += sn9c102_write_reg(cam, 0x00, 0x69);
  100. err += sn9c102_write_reg(cam, 0x44, 0x6A);
  101. err += sn9c102_write_reg(cam, 0x00, 0x6B);
  102. err += sn9c102_write_reg(cam, 0xC7, 0x6C);
  103. err += sn9c102_write_reg(cam, 0x01, 0x6D);
  104. err += sn9c102_write_reg(cam, 0xC7, 0x6E);
  105. err += sn9c102_write_reg(cam, 0x01, 0x6F);
  106. err += sn9c102_write_reg(cam, 0xC7, 0x70);
  107. err += sn9c102_write_reg(cam, 0x01, 0x71);
  108. err += sn9c102_write_reg(cam, 0x44, 0x72);
  109. err += sn9c102_write_reg(cam, 0x00, 0x73);
  110. err += sn9c102_write_reg(cam, 0x44, 0x74);
  111. err += sn9c102_write_reg(cam, 0x00, 0x75);
  112. err += sn9c102_write_reg(cam, 0x44, 0x76);
  113. err += sn9c102_write_reg(cam, 0x00, 0x77);
  114. err += sn9c102_write_reg(cam, 0xC7, 0x78);
  115. err += sn9c102_write_reg(cam, 0x01, 0x79);
  116. err += sn9c102_write_reg(cam, 0xC7, 0x7A);
  117. err += sn9c102_write_reg(cam, 0x01, 0x7B);
  118. err += sn9c102_write_reg(cam, 0xC7, 0x7C);
  119. err += sn9c102_write_reg(cam, 0x01, 0x7D);
  120. err += sn9c102_write_reg(cam, 0x44, 0x7E);
  121. err += sn9c102_write_reg(cam, 0x00, 0x7F);
  122. err += sn9c102_write_reg(cam, 0x14, 0x84);
  123. err += sn9c102_write_reg(cam, 0x00, 0x85);
  124. err += sn9c102_write_reg(cam, 0x27, 0x86);
  125. err += sn9c102_write_reg(cam, 0x00, 0x87);
  126. err += sn9c102_write_reg(cam, 0x07, 0x88);
  127. err += sn9c102_write_reg(cam, 0x00, 0x89);
  128. err += sn9c102_write_reg(cam, 0xEC, 0x8A);
  129. err += sn9c102_write_reg(cam, 0x0f, 0x8B);
  130. err += sn9c102_write_reg(cam, 0xD8, 0x8C);
  131. err += sn9c102_write_reg(cam, 0x0f, 0x8D);
  132. err += sn9c102_write_reg(cam, 0x3D, 0x8E);
  133. err += sn9c102_write_reg(cam, 0x00, 0x8F);
  134. err += sn9c102_write_reg(cam, 0x3D, 0x90);
  135. err += sn9c102_write_reg(cam, 0x00, 0x91);
  136. err += sn9c102_write_reg(cam, 0xCD, 0x92);
  137. err += sn9c102_write_reg(cam, 0x0f, 0x93);
  138. err += sn9c102_write_reg(cam, 0xf7, 0x94);
  139. err += sn9c102_write_reg(cam, 0x0f, 0x95);
  140. err += sn9c102_write_reg(cam, 0x0C, 0x96);
  141. err += sn9c102_write_reg(cam, 0x00, 0x97);
  142. err += sn9c102_write_reg(cam, 0x00, 0x98);
  143. err += sn9c102_write_reg(cam, 0x66, 0x99);
  144. err += sn9c102_write_reg(cam, 0x05, 0x9A);
  145. err += sn9c102_write_reg(cam, 0x00, 0x9B);
  146. err += sn9c102_write_reg(cam, 0x04, 0x9C);
  147. err += sn9c102_write_reg(cam, 0x00, 0x9D);
  148. err += sn9c102_write_reg(cam, 0x08, 0x9E);
  149. err += sn9c102_write_reg(cam, 0x00, 0x9F);
  150. err += sn9c102_write_reg(cam, 0x2D, 0xC0);
  151. err += sn9c102_write_reg(cam, 0x2D, 0xC1);
  152. err += sn9c102_write_reg(cam, 0x3A, 0xC2);
  153. err += sn9c102_write_reg(cam, 0x05, 0xC3);
  154. err += sn9c102_write_reg(cam, 0x04, 0xC4);
  155. err += sn9c102_write_reg(cam, 0x3F, 0xC5);
  156. err += sn9c102_write_reg(cam, 0x00, 0xC6);
  157. err += sn9c102_write_reg(cam, 0x00, 0xC7);
  158. err += sn9c102_write_reg(cam, 0x50, 0xC8);
  159. err += sn9c102_write_reg(cam, 0x3C, 0xC9);
  160. err += sn9c102_write_reg(cam, 0x28, 0xCA);
  161. err += sn9c102_write_reg(cam, 0xD8, 0xCB);
  162. err += sn9c102_write_reg(cam, 0x14, 0xCC);
  163. err += sn9c102_write_reg(cam, 0xEC, 0xCD);
  164. err += sn9c102_write_reg(cam, 0x32, 0xCE);
  165. err += sn9c102_write_reg(cam, 0xDD, 0xCF);
  166. err += sn9c102_write_reg(cam, 0x32, 0xD0);
  167. err += sn9c102_write_reg(cam, 0xDD, 0xD1);
  168. err += sn9c102_write_reg(cam, 0x6A, 0xD2);
  169. err += sn9c102_write_reg(cam, 0x50, 0xD3);
  170. err += sn9c102_write_reg(cam, 0x00, 0xD4);
  171. err += sn9c102_write_reg(cam, 0x00, 0xD5);
  172. err += sn9c102_write_reg(cam, 0x00, 0xD6);
  173. err += sn9c102_i2c_write(cam, 0x12, 0x80);
  174. err += sn9c102_i2c_write(cam, 0x11, 0x09);
  175. err += sn9c102_i2c_write(cam, 0x00, 0x0A);
  176. err += sn9c102_i2c_write(cam, 0x01, 0x78);
  177. err += sn9c102_i2c_write(cam, 0x02, 0x90);
  178. err += sn9c102_i2c_write(cam, 0x03, 0x00);
  179. err += sn9c102_i2c_write(cam, 0x04, 0x00);
  180. err += sn9c102_i2c_write(cam, 0x05, 0x08);
  181. err += sn9c102_i2c_write(cam, 0x06, 0x0B);
  182. err += sn9c102_i2c_write(cam, 0x07, 0x00);
  183. err += sn9c102_i2c_write(cam, 0x08, 0x1C);
  184. err += sn9c102_i2c_write(cam, 0x09, 0x01);
  185. err += sn9c102_i2c_write(cam, 0x0A, 0x76);
  186. err += sn9c102_i2c_write(cam, 0x0B, 0x60);
  187. err += sn9c102_i2c_write(cam, 0x0C, 0x00);
  188. err += sn9c102_i2c_write(cam, 0x0D, 0x08);
  189. err += sn9c102_i2c_write(cam, 0x0E, 0x04);
  190. err += sn9c102_i2c_write(cam, 0x0F, 0x6F);
  191. err += sn9c102_i2c_write(cam, 0x10, 0x20);
  192. err += sn9c102_i2c_write(cam, 0x11, 0x03);
  193. err += sn9c102_i2c_write(cam, 0x12, 0x05);
  194. err += sn9c102_i2c_write(cam, 0x13, 0xF8);
  195. err += sn9c102_i2c_write(cam, 0x14, 0x2C);
  196. err += sn9c102_i2c_write(cam, 0x15, 0x00);
  197. err += sn9c102_i2c_write(cam, 0x16, 0x02);
  198. err += sn9c102_i2c_write(cam, 0x17, 0x10);
  199. err += sn9c102_i2c_write(cam, 0x18, 0x60);
  200. err += sn9c102_i2c_write(cam, 0x19, 0x02);
  201. err += sn9c102_i2c_write(cam, 0x1A, 0x7B);
  202. err += sn9c102_i2c_write(cam, 0x1B, 0x02);
  203. err += sn9c102_i2c_write(cam, 0x1C, 0x7F);
  204. err += sn9c102_i2c_write(cam, 0x1D, 0xA2);
  205. err += sn9c102_i2c_write(cam, 0x1E, 0x01);
  206. err += sn9c102_i2c_write(cam, 0x1F, 0x0E);
  207. err += sn9c102_i2c_write(cam, 0x20, 0x05);
  208. err += sn9c102_i2c_write(cam, 0x21, 0x05);
  209. err += sn9c102_i2c_write(cam, 0x22, 0x05);
  210. err += sn9c102_i2c_write(cam, 0x23, 0x05);
  211. err += sn9c102_i2c_write(cam, 0x24, 0x68);
  212. err += sn9c102_i2c_write(cam, 0x25, 0x58);
  213. err += sn9c102_i2c_write(cam, 0x26, 0xD4);
  214. err += sn9c102_i2c_write(cam, 0x27, 0x80);
  215. err += sn9c102_i2c_write(cam, 0x28, 0x80);
  216. err += sn9c102_i2c_write(cam, 0x29, 0x30);
  217. err += sn9c102_i2c_write(cam, 0x2A, 0x00);
  218. err += sn9c102_i2c_write(cam, 0x2B, 0x00);
  219. err += sn9c102_i2c_write(cam, 0x2C, 0x80);
  220. err += sn9c102_i2c_write(cam, 0x2D, 0x00);
  221. err += sn9c102_i2c_write(cam, 0x2E, 0x00);
  222. err += sn9c102_i2c_write(cam, 0x2F, 0x0E);
  223. err += sn9c102_i2c_write(cam, 0x30, 0x08);
  224. err += sn9c102_i2c_write(cam, 0x31, 0x30);
  225. err += sn9c102_i2c_write(cam, 0x32, 0xB4);
  226. err += sn9c102_i2c_write(cam, 0x33, 0x00);
  227. err += sn9c102_i2c_write(cam, 0x34, 0x07);
  228. err += sn9c102_i2c_write(cam, 0x35, 0x84);
  229. err += sn9c102_i2c_write(cam, 0x36, 0x00);
  230. err += sn9c102_i2c_write(cam, 0x37, 0x0C);
  231. err += sn9c102_i2c_write(cam, 0x38, 0x02);
  232. err += sn9c102_i2c_write(cam, 0x39, 0x43);
  233. err += sn9c102_i2c_write(cam, 0x3A, 0x00);
  234. err += sn9c102_i2c_write(cam, 0x3B, 0x02);
  235. err += sn9c102_i2c_write(cam, 0x3C, 0x6C);
  236. err += sn9c102_i2c_write(cam, 0x3D, 0x99);
  237. err += sn9c102_i2c_write(cam, 0x3E, 0x0E);
  238. err += sn9c102_i2c_write(cam, 0x3F, 0x41);
  239. err += sn9c102_i2c_write(cam, 0x40, 0xC1);
  240. err += sn9c102_i2c_write(cam, 0x41, 0x22);
  241. err += sn9c102_i2c_write(cam, 0x42, 0x08);
  242. err += sn9c102_i2c_write(cam, 0x43, 0xF0);
  243. err += sn9c102_i2c_write(cam, 0x44, 0x10);
  244. err += sn9c102_i2c_write(cam, 0x45, 0x78);
  245. err += sn9c102_i2c_write(cam, 0x46, 0xA8);
  246. err += sn9c102_i2c_write(cam, 0x47, 0x60);
  247. err += sn9c102_i2c_write(cam, 0x48, 0x80);
  248. err += sn9c102_i2c_write(cam, 0x49, 0x00);
  249. err += sn9c102_i2c_write(cam, 0x4A, 0x00);
  250. err += sn9c102_i2c_write(cam, 0x4B, 0x00);
  251. err += sn9c102_i2c_write(cam, 0x4C, 0x00);
  252. err += sn9c102_i2c_write(cam, 0x4D, 0x00);
  253. err += sn9c102_i2c_write(cam, 0x4E, 0x00);
  254. err += sn9c102_i2c_write(cam, 0x4F, 0x46);
  255. err += sn9c102_i2c_write(cam, 0x50, 0x36);
  256. err += sn9c102_i2c_write(cam, 0x51, 0x0F);
  257. err += sn9c102_i2c_write(cam, 0x52, 0x17);
  258. err += sn9c102_i2c_write(cam, 0x53, 0x7F);
  259. err += sn9c102_i2c_write(cam, 0x54, 0x96);
  260. err += sn9c102_i2c_write(cam, 0x55, 0x40);
  261. err += sn9c102_i2c_write(cam, 0x56, 0x40);
  262. err += sn9c102_i2c_write(cam, 0x57, 0x40);
  263. err += sn9c102_i2c_write(cam, 0x58, 0x0F);
  264. err += sn9c102_i2c_write(cam, 0x59, 0xBA);
  265. err += sn9c102_i2c_write(cam, 0x5A, 0x9A);
  266. err += sn9c102_i2c_write(cam, 0x5B, 0x22);
  267. err += sn9c102_i2c_write(cam, 0x5C, 0xB9);
  268. err += sn9c102_i2c_write(cam, 0x5D, 0x9B);
  269. err += sn9c102_i2c_write(cam, 0x5E, 0x10);
  270. err += sn9c102_i2c_write(cam, 0x5F, 0xF0);
  271. err += sn9c102_i2c_write(cam, 0x60, 0x05);
  272. err += sn9c102_i2c_write(cam, 0x61, 0x60);
  273. err += sn9c102_i2c_write(cam, 0x62, 0x00);
  274. err += sn9c102_i2c_write(cam, 0x63, 0x00);
  275. err += sn9c102_i2c_write(cam, 0x64, 0x50);
  276. err += sn9c102_i2c_write(cam, 0x65, 0x30);
  277. err += sn9c102_i2c_write(cam, 0x66, 0x00);
  278. err += sn9c102_i2c_write(cam, 0x67, 0x80);
  279. err += sn9c102_i2c_write(cam, 0x68, 0x7A);
  280. err += sn9c102_i2c_write(cam, 0x69, 0x90);
  281. err += sn9c102_i2c_write(cam, 0x6A, 0x80);
  282. err += sn9c102_i2c_write(cam, 0x6B, 0x0A);
  283. err += sn9c102_i2c_write(cam, 0x6C, 0x30);
  284. err += sn9c102_i2c_write(cam, 0x6D, 0x48);
  285. err += sn9c102_i2c_write(cam, 0x6E, 0x80);
  286. err += sn9c102_i2c_write(cam, 0x6F, 0x74);
  287. err += sn9c102_i2c_write(cam, 0x70, 0x64);
  288. err += sn9c102_i2c_write(cam, 0x71, 0x60);
  289. err += sn9c102_i2c_write(cam, 0x72, 0x5C);
  290. err += sn9c102_i2c_write(cam, 0x73, 0x58);
  291. err += sn9c102_i2c_write(cam, 0x74, 0x54);
  292. err += sn9c102_i2c_write(cam, 0x75, 0x4C);
  293. err += sn9c102_i2c_write(cam, 0x76, 0x40);
  294. err += sn9c102_i2c_write(cam, 0x77, 0x38);
  295. err += sn9c102_i2c_write(cam, 0x78, 0x34);
  296. err += sn9c102_i2c_write(cam, 0x79, 0x30);
  297. err += sn9c102_i2c_write(cam, 0x7A, 0x2F);
  298. err += sn9c102_i2c_write(cam, 0x7B, 0x2B);
  299. err += sn9c102_i2c_write(cam, 0x7C, 0x03);
  300. err += sn9c102_i2c_write(cam, 0x7D, 0x07);
  301. err += sn9c102_i2c_write(cam, 0x7E, 0x17);
  302. err += sn9c102_i2c_write(cam, 0x7F, 0x34);
  303. err += sn9c102_i2c_write(cam, 0x80, 0x41);
  304. err += sn9c102_i2c_write(cam, 0x81, 0x4D);
  305. err += sn9c102_i2c_write(cam, 0x82, 0x58);
  306. err += sn9c102_i2c_write(cam, 0x83, 0x63);
  307. err += sn9c102_i2c_write(cam, 0x84, 0x6E);
  308. err += sn9c102_i2c_write(cam, 0x85, 0x77);
  309. err += sn9c102_i2c_write(cam, 0x86, 0x87);
  310. err += sn9c102_i2c_write(cam, 0x87, 0x95);
  311. err += sn9c102_i2c_write(cam, 0x88, 0xAF);
  312. err += sn9c102_i2c_write(cam, 0x89, 0xC7);
  313. err += sn9c102_i2c_write(cam, 0x8A, 0xDF);
  314. err += sn9c102_i2c_write(cam, 0x8B, 0x99);
  315. err += sn9c102_i2c_write(cam, 0x8C, 0x99);
  316. err += sn9c102_i2c_write(cam, 0x8D, 0xCF);
  317. err += sn9c102_i2c_write(cam, 0x8E, 0x20);
  318. err += sn9c102_i2c_write(cam, 0x8F, 0x26);
  319. err += sn9c102_i2c_write(cam, 0x90, 0x10);
  320. err += sn9c102_i2c_write(cam, 0x91, 0x0C);
  321. err += sn9c102_i2c_write(cam, 0x92, 0x25);
  322. err += sn9c102_i2c_write(cam, 0x93, 0x00);
  323. err += sn9c102_i2c_write(cam, 0x94, 0x50);
  324. err += sn9c102_i2c_write(cam, 0x95, 0x50);
  325. err += sn9c102_i2c_write(cam, 0x96, 0x00);
  326. err += sn9c102_i2c_write(cam, 0x97, 0x01);
  327. err += sn9c102_i2c_write(cam, 0x98, 0x10);
  328. err += sn9c102_i2c_write(cam, 0x99, 0x40);
  329. err += sn9c102_i2c_write(cam, 0x9A, 0x40);
  330. err += sn9c102_i2c_write(cam, 0x9B, 0x20);
  331. err += sn9c102_i2c_write(cam, 0x9C, 0x00);
  332. err += sn9c102_i2c_write(cam, 0x9D, 0x99);
  333. err += sn9c102_i2c_write(cam, 0x9E, 0x7F);
  334. err += sn9c102_i2c_write(cam, 0x9F, 0x00);
  335. err += sn9c102_i2c_write(cam, 0xA0, 0x00);
  336. err += sn9c102_i2c_write(cam, 0xA1, 0x00);
  337. return err;
  338. }
  339. static int ov7660_get_ctrl(struct sn9c102_device* cam,
  340. struct v4l2_control* ctrl)
  341. {
  342. int err = 0;
  343. switch (ctrl->id) {
  344. case V4L2_CID_EXPOSURE:
  345. if ((ctrl->value = sn9c102_i2c_read(cam, 0x10)) < 0)
  346. return -EIO;
  347. break;
  348. case V4L2_CID_DO_WHITE_BALANCE:
  349. ctrl->value = sn9c102_pread_reg(cam, 0x02);
  350. ctrl->value = (ctrl->value & 0x04) ? 1 : 0;
  351. break;
  352. case V4L2_CID_RED_BALANCE:
  353. ctrl->value = sn9c102_pread_reg(cam, 0x05);
  354. ctrl->value &= 0x7f;
  355. break;
  356. case V4L2_CID_BLUE_BALANCE:
  357. ctrl->value = sn9c102_pread_reg(cam, 0x06);
  358. ctrl->value &= 0x7f;
  359. break;
  360. case SN9C102_V4L2_CID_GREEN_BALANCE:
  361. ctrl->value = sn9c102_pread_reg(cam, 0x07);
  362. ctrl->value &= 0x7f;
  363. break;
  364. case V4L2_CID_GAIN:
  365. if ((ctrl->value = sn9c102_i2c_read(cam, 0x00)) < 0)
  366. return -EIO;
  367. ctrl->value &= 0x7f;
  368. break;
  369. case V4L2_CID_AUTOGAIN:
  370. if ((ctrl->value = sn9c102_i2c_read(cam, 0x13)) < 0)
  371. return -EIO;
  372. ctrl->value &= 0x01;
  373. break;
  374. default:
  375. return -EINVAL;
  376. }
  377. return err ? -EIO : 0;
  378. }
  379. static int ov7660_set_ctrl(struct sn9c102_device* cam,
  380. const struct v4l2_control* ctrl)
  381. {
  382. int err = 0;
  383. switch (ctrl->id) {
  384. case V4L2_CID_EXPOSURE:
  385. err += sn9c102_i2c_write(cam, 0x10, ctrl->value);
  386. break;
  387. case V4L2_CID_DO_WHITE_BALANCE:
  388. err += sn9c102_write_reg(cam, 0x43 | (ctrl->value << 2), 0x02);
  389. break;
  390. case V4L2_CID_RED_BALANCE:
  391. err += sn9c102_write_reg(cam, ctrl->value, 0x05);
  392. break;
  393. case V4L2_CID_BLUE_BALANCE:
  394. err += sn9c102_write_reg(cam, ctrl->value, 0x06);
  395. break;
  396. case SN9C102_V4L2_CID_GREEN_BALANCE:
  397. err += sn9c102_write_reg(cam, ctrl->value, 0x07);
  398. break;
  399. case V4L2_CID_GAIN:
  400. err += sn9c102_i2c_write(cam, 0x00, ctrl->value);
  401. break;
  402. case V4L2_CID_AUTOGAIN:
  403. err += sn9c102_i2c_write(cam, 0x13, 0xf0 | ctrl->value |
  404. (ctrl->value << 1));
  405. break;
  406. default:
  407. return -EINVAL;
  408. }
  409. return err ? -EIO : 0;
  410. }
  411. static int ov7660_set_crop(struct sn9c102_device* cam,
  412. const struct v4l2_rect* rect)
  413. {
  414. struct sn9c102_sensor* s = sn9c102_get_sensor(cam);
  415. int err = 0;
  416. u8 h_start = (u8)(rect->left - s->cropcap.bounds.left) + 1,
  417. v_start = (u8)(rect->top - s->cropcap.bounds.top) + 1;
  418. err += sn9c102_write_reg(cam, h_start, 0x12);
  419. err += sn9c102_write_reg(cam, v_start, 0x13);
  420. return err;
  421. }
  422. static int ov7660_set_pix_format(struct sn9c102_device* cam,
  423. const struct v4l2_pix_format* pix)
  424. {
  425. int r0, err = 0;
  426. r0 = sn9c102_pread_reg(cam, 0x01);
  427. if (pix->pixelformat == V4L2_PIX_FMT_JPEG) {
  428. err += sn9c102_write_reg(cam, r0 | 0x40, 0x01);
  429. err += sn9c102_write_reg(cam, 0xa2, 0x17);
  430. err += sn9c102_i2c_write(cam, 0x11, 0x00);
  431. } else {
  432. err += sn9c102_write_reg(cam, r0 | 0x40, 0x01);
  433. err += sn9c102_write_reg(cam, 0xa2, 0x17);
  434. err += sn9c102_i2c_write(cam, 0x11, 0x0d);
  435. }
  436. return err;
  437. }
  438. static struct sn9c102_sensor ov7660 = {
  439. .name = "OV7660",
  440. .maintainer = "Luca Risolia <luca.risolia@studio.unibo.it>",
  441. .supported_bridge = BRIDGE_SN9C105 | BRIDGE_SN9C120,
  442. .sysfs_ops = SN9C102_I2C_READ | SN9C102_I2C_WRITE,
  443. .frequency = SN9C102_I2C_100KHZ,
  444. .interface = SN9C102_I2C_2WIRES,
  445. .i2c_slave_id = 0x21,
  446. .init = &ov7660_init,
  447. .qctrl = {
  448. {
  449. .id = V4L2_CID_GAIN,
  450. .type = V4L2_CTRL_TYPE_INTEGER,
  451. .name = "global gain",
  452. .minimum = 0x00,
  453. .maximum = 0x7f,
  454. .step = 0x01,
  455. .default_value = 0x0a,
  456. .flags = 0,
  457. },
  458. {
  459. .id = V4L2_CID_EXPOSURE,
  460. .type = V4L2_CTRL_TYPE_INTEGER,
  461. .name = "exposure",
  462. .minimum = 0x00,
  463. .maximum = 0xff,
  464. .step = 0x01,
  465. .default_value = 0x50,
  466. .flags = 0,
  467. },
  468. {
  469. .id = V4L2_CID_DO_WHITE_BALANCE,
  470. .type = V4L2_CTRL_TYPE_BOOLEAN,
  471. .name = "night mode",
  472. .minimum = 0x00,
  473. .maximum = 0x01,
  474. .step = 0x01,
  475. .default_value = 0x00,
  476. .flags = 0,
  477. },
  478. {
  479. .id = V4L2_CID_RED_BALANCE,
  480. .type = V4L2_CTRL_TYPE_INTEGER,
  481. .name = "red balance",
  482. .minimum = 0x00,
  483. .maximum = 0x7f,
  484. .step = 0x01,
  485. .default_value = 0x1f,
  486. .flags = 0,
  487. },
  488. {
  489. .id = V4L2_CID_BLUE_BALANCE,
  490. .type = V4L2_CTRL_TYPE_INTEGER,
  491. .name = "blue balance",
  492. .minimum = 0x00,
  493. .maximum = 0x7f,
  494. .step = 0x01,
  495. .default_value = 0x1e,
  496. .flags = 0,
  497. },
  498. {
  499. .id = V4L2_CID_AUTOGAIN,
  500. .type = V4L2_CTRL_TYPE_BOOLEAN,
  501. .name = "auto adjust",
  502. .minimum = 0x00,
  503. .maximum = 0x01,
  504. .step = 0x01,
  505. .default_value = 0x00,
  506. .flags = 0,
  507. },
  508. {
  509. .id = SN9C102_V4L2_CID_GREEN_BALANCE,
  510. .type = V4L2_CTRL_TYPE_INTEGER,
  511. .name = "green balance",
  512. .minimum = 0x00,
  513. .maximum = 0x7f,
  514. .step = 0x01,
  515. .default_value = 0x20,
  516. .flags = 0,
  517. },
  518. },
  519. .get_ctrl = &ov7660_get_ctrl,
  520. .set_ctrl = &ov7660_set_ctrl,
  521. .cropcap = {
  522. .bounds = {
  523. .left = 0,
  524. .top = 0,
  525. .width = 640,
  526. .height = 480,
  527. },
  528. .defrect = {
  529. .left = 0,
  530. .top = 0,
  531. .width = 640,
  532. .height = 480,
  533. },
  534. },
  535. .set_crop = &ov7660_set_crop,
  536. .pix_format = {
  537. .width = 640,
  538. .height = 480,
  539. .pixelformat = V4L2_PIX_FMT_JPEG,
  540. .priv = 8,
  541. },
  542. .set_pix_format = &ov7660_set_pix_format
  543. };
  544. int sn9c102_probe_ov7660(struct sn9c102_device* cam)
  545. {
  546. int pid, ver, err = 0;
  547. err += sn9c102_write_reg(cam, 0x01, 0xf1);
  548. err += sn9c102_write_reg(cam, 0x00, 0xf1);
  549. err += sn9c102_write_reg(cam, 0x01, 0x01);
  550. err += sn9c102_write_reg(cam, 0x00, 0x01);
  551. err += sn9c102_write_reg(cam, 0x28, 0x17);
  552. pid = sn9c102_i2c_try_read(cam, &ov7660, 0x0a);
  553. ver = sn9c102_i2c_try_read(cam, &ov7660, 0x0b);
  554. if (err || pid < 0 || ver < 0)
  555. return -EIO;
  556. if (pid != 0x76 || ver != 0x60)
  557. return -ENODEV;
  558. sn9c102_attach_sensor(cam, &ov7660);
  559. return 0;
  560. }