vexpress-v2m-rs1.dtsi 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201
  1. /*
  2. * ARM Ltd. Versatile Express
  3. *
  4. * Motherboard Express uATX
  5. * V2M-P1
  6. *
  7. * HBI-0190D
  8. *
  9. * RS1 memory map ("ARM Cortex-A Series memory map" in the board's
  10. * Technical Reference Manual)
  11. *
  12. * WARNING! The hardware described in this file is independent from the
  13. * original variant (vexpress-v2m.dtsi), but there is a strong
  14. * correspondence between the two configurations.
  15. *
  16. * TAKE CARE WHEN MAINTAINING THIS FILE TO PROPAGATE ANY RELEVANT
  17. * CHANGES TO vexpress-v2m.dtsi!
  18. */
  19. / {
  20. aliases {
  21. arm,v2m_timer = &v2m_timer01;
  22. };
  23. motherboard {
  24. compatible = "simple-bus";
  25. arm,v2m-memory-map = "rs1";
  26. #address-cells = <2>; /* SMB chipselect number and offset */
  27. #size-cells = <1>;
  28. #interrupt-cells = <1>;
  29. flash@0,00000000 {
  30. compatible = "arm,vexpress-flash", "cfi-flash";
  31. reg = <0 0x00000000 0x04000000>,
  32. <4 0x00000000 0x04000000>;
  33. bank-width = <4>;
  34. };
  35. psram@1,00000000 {
  36. compatible = "arm,vexpress-psram", "mtd-ram";
  37. reg = <1 0x00000000 0x02000000>;
  38. bank-width = <4>;
  39. };
  40. vram@2,00000000 {
  41. compatible = "arm,vexpress-vram";
  42. reg = <2 0x00000000 0x00800000>;
  43. };
  44. ethernet@2,02000000 {
  45. compatible = "smsc,lan9118", "smsc,lan9115";
  46. reg = <2 0x02000000 0x10000>;
  47. interrupts = <15>;
  48. phy-mode = "mii";
  49. reg-io-width = <4>;
  50. smsc,irq-active-high;
  51. smsc,irq-push-pull;
  52. };
  53. usb@2,03000000 {
  54. compatible = "nxp,usb-isp1761";
  55. reg = <2 0x03000000 0x20000>;
  56. interrupts = <16>;
  57. port1-otg;
  58. };
  59. iofpga@3,00000000 {
  60. compatible = "arm,amba-bus", "simple-bus";
  61. #address-cells = <1>;
  62. #size-cells = <1>;
  63. ranges = <0 3 0 0x200000>;
  64. sysreg@010000 {
  65. compatible = "arm,vexpress-sysreg";
  66. reg = <0x010000 0x1000>;
  67. };
  68. sysctl@020000 {
  69. compatible = "arm,sp810", "arm,primecell";
  70. reg = <0x020000 0x1000>;
  71. };
  72. /* PCI-E I2C bus */
  73. v2m_i2c_pcie: i2c@030000 {
  74. compatible = "arm,versatile-i2c";
  75. reg = <0x030000 0x1000>;
  76. #address-cells = <1>;
  77. #size-cells = <0>;
  78. pcie-switch@60 {
  79. compatible = "idt,89hpes32h8";
  80. reg = <0x60>;
  81. };
  82. };
  83. aaci@040000 {
  84. compatible = "arm,pl041", "arm,primecell";
  85. reg = <0x040000 0x1000>;
  86. interrupts = <11>;
  87. };
  88. mmci@050000 {
  89. compatible = "arm,pl180", "arm,primecell";
  90. reg = <0x050000 0x1000>;
  91. interrupts = <9 10>;
  92. };
  93. kmi@060000 {
  94. compatible = "arm,pl050", "arm,primecell";
  95. reg = <0x060000 0x1000>;
  96. interrupts = <12>;
  97. };
  98. kmi@070000 {
  99. compatible = "arm,pl050", "arm,primecell";
  100. reg = <0x070000 0x1000>;
  101. interrupts = <13>;
  102. };
  103. v2m_serial0: uart@090000 {
  104. compatible = "arm,pl011", "arm,primecell";
  105. reg = <0x090000 0x1000>;
  106. interrupts = <5>;
  107. };
  108. v2m_serial1: uart@0a0000 {
  109. compatible = "arm,pl011", "arm,primecell";
  110. reg = <0x0a0000 0x1000>;
  111. interrupts = <6>;
  112. };
  113. v2m_serial2: uart@0b0000 {
  114. compatible = "arm,pl011", "arm,primecell";
  115. reg = <0x0b0000 0x1000>;
  116. interrupts = <7>;
  117. };
  118. v2m_serial3: uart@0c0000 {
  119. compatible = "arm,pl011", "arm,primecell";
  120. reg = <0x0c0000 0x1000>;
  121. interrupts = <8>;
  122. };
  123. wdt@0f0000 {
  124. compatible = "arm,sp805", "arm,primecell";
  125. reg = <0x0f0000 0x1000>;
  126. interrupts = <0>;
  127. };
  128. v2m_timer01: timer@110000 {
  129. compatible = "arm,sp804", "arm,primecell";
  130. reg = <0x110000 0x1000>;
  131. interrupts = <2>;
  132. };
  133. v2m_timer23: timer@120000 {
  134. compatible = "arm,sp804", "arm,primecell";
  135. reg = <0x120000 0x1000>;
  136. };
  137. /* DVI I2C bus */
  138. v2m_i2c_dvi: i2c@160000 {
  139. compatible = "arm,versatile-i2c";
  140. reg = <0x160000 0x1000>;
  141. #address-cells = <1>;
  142. #size-cells = <0>;
  143. dvi-transmitter@39 {
  144. compatible = "sil,sii9022-tpi", "sil,sii9022";
  145. reg = <0x39>;
  146. };
  147. dvi-transmitter@60 {
  148. compatible = "sil,sii9022-cpi", "sil,sii9022";
  149. reg = <0x60>;
  150. };
  151. };
  152. rtc@170000 {
  153. compatible = "arm,pl031", "arm,primecell";
  154. reg = <0x170000 0x1000>;
  155. interrupts = <4>;
  156. };
  157. compact-flash@1a0000 {
  158. compatible = "arm,vexpress-cf", "ata-generic";
  159. reg = <0x1a0000 0x100
  160. 0x1a0100 0xf00>;
  161. reg-shift = <2>;
  162. };
  163. clcd@1f0000 {
  164. compatible = "arm,pl111", "arm,primecell";
  165. reg = <0x1f0000 0x1000>;
  166. interrupts = <14>;
  167. };
  168. };
  169. };
  170. };