at91sam9x5.dtsi 5.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264
  1. /*
  2. * at91sam9x5.dtsi - Device Tree Include file for AT91SAM9x5 family SoC
  3. * applies to AT91SAM9G15, AT91SAM9G25, AT91SAM9G35,
  4. * AT91SAM9X25, AT91SAM9X35 SoC
  5. *
  6. * Copyright (C) 2012 Atmel,
  7. * 2012 Nicolas Ferre <nicolas.ferre@atmel.com>
  8. *
  9. * Licensed under GPLv2 or later.
  10. */
  11. /include/ "skeleton.dtsi"
  12. / {
  13. model = "Atmel AT91SAM9x5 family SoC";
  14. compatible = "atmel,at91sam9x5";
  15. interrupt-parent = <&aic>;
  16. aliases {
  17. serial0 = &dbgu;
  18. serial1 = &usart0;
  19. serial2 = &usart1;
  20. serial3 = &usart2;
  21. gpio0 = &pioA;
  22. gpio1 = &pioB;
  23. gpio2 = &pioC;
  24. gpio3 = &pioD;
  25. tcb0 = &tcb0;
  26. tcb1 = &tcb1;
  27. };
  28. cpus {
  29. cpu@0 {
  30. compatible = "arm,arm926ejs";
  31. };
  32. };
  33. memory {
  34. reg = <0x20000000 0x10000000>;
  35. };
  36. ahb {
  37. compatible = "simple-bus";
  38. #address-cells = <1>;
  39. #size-cells = <1>;
  40. ranges;
  41. apb {
  42. compatible = "simple-bus";
  43. #address-cells = <1>;
  44. #size-cells = <1>;
  45. ranges;
  46. aic: interrupt-controller@fffff000 {
  47. #interrupt-cells = <2>;
  48. compatible = "atmel,at91rm9200-aic";
  49. interrupt-controller;
  50. interrupt-parent;
  51. reg = <0xfffff000 0x200>;
  52. };
  53. ramc0: ramc@ffffe800 {
  54. compatible = "atmel,at91sam9g45-ddramc";
  55. reg = <0xffffe800 0x200>;
  56. };
  57. pmc: pmc@fffffc00 {
  58. compatible = "atmel,at91rm9200-pmc";
  59. reg = <0xfffffc00 0x100>;
  60. };
  61. rstc@fffffe00 {
  62. compatible = "atmel,at91sam9g45-rstc";
  63. reg = <0xfffffe00 0x10>;
  64. };
  65. shdwc@fffffe10 {
  66. compatible = "atmel,at91sam9x5-shdwc";
  67. reg = <0xfffffe10 0x10>;
  68. };
  69. pit: timer@fffffe30 {
  70. compatible = "atmel,at91sam9260-pit";
  71. reg = <0xfffffe30 0xf>;
  72. interrupts = <1 4>;
  73. };
  74. tcb0: timer@f8008000 {
  75. compatible = "atmel,at91sam9x5-tcb";
  76. reg = <0xf8008000 0x100>;
  77. interrupts = <17 4>;
  78. };
  79. tcb1: timer@f800c000 {
  80. compatible = "atmel,at91sam9x5-tcb";
  81. reg = <0xf800c000 0x100>;
  82. interrupts = <17 4>;
  83. };
  84. dma0: dma-controller@ffffec00 {
  85. compatible = "atmel,at91sam9g45-dma";
  86. reg = <0xffffec00 0x200>;
  87. interrupts = <20 4>;
  88. };
  89. dma1: dma-controller@ffffee00 {
  90. compatible = "atmel,at91sam9g45-dma";
  91. reg = <0xffffee00 0x200>;
  92. interrupts = <21 4>;
  93. };
  94. pioA: gpio@fffff400 {
  95. compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
  96. reg = <0xfffff400 0x100>;
  97. interrupts = <2 4>;
  98. #gpio-cells = <2>;
  99. gpio-controller;
  100. interrupt-controller;
  101. };
  102. pioB: gpio@fffff600 {
  103. compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
  104. reg = <0xfffff600 0x100>;
  105. interrupts = <2 4>;
  106. #gpio-cells = <2>;
  107. gpio-controller;
  108. interrupt-controller;
  109. };
  110. pioC: gpio@fffff800 {
  111. compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
  112. reg = <0xfffff800 0x100>;
  113. interrupts = <3 4>;
  114. #gpio-cells = <2>;
  115. gpio-controller;
  116. interrupt-controller;
  117. };
  118. pioD: gpio@fffffa00 {
  119. compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
  120. reg = <0xfffffa00 0x100>;
  121. interrupts = <3 4>;
  122. #gpio-cells = <2>;
  123. gpio-controller;
  124. interrupt-controller;
  125. };
  126. dbgu: serial@fffff200 {
  127. compatible = "atmel,at91sam9260-usart";
  128. reg = <0xfffff200 0x200>;
  129. interrupts = <1 4>;
  130. status = "disabled";
  131. };
  132. usart0: serial@f801c000 {
  133. compatible = "atmel,at91sam9260-usart";
  134. reg = <0xf801c000 0x200>;
  135. interrupts = <5 4>;
  136. atmel,use-dma-rx;
  137. atmel,use-dma-tx;
  138. status = "disabled";
  139. };
  140. usart1: serial@f8020000 {
  141. compatible = "atmel,at91sam9260-usart";
  142. reg = <0xf8020000 0x200>;
  143. interrupts = <6 4>;
  144. atmel,use-dma-rx;
  145. atmel,use-dma-tx;
  146. status = "disabled";
  147. };
  148. usart2: serial@f8024000 {
  149. compatible = "atmel,at91sam9260-usart";
  150. reg = <0xf8024000 0x200>;
  151. interrupts = <7 4>;
  152. atmel,use-dma-rx;
  153. atmel,use-dma-tx;
  154. status = "disabled";
  155. };
  156. macb0: ethernet@f802c000 {
  157. compatible = "cdns,at32ap7000-macb", "cdns,macb";
  158. reg = <0xf802c000 0x100>;
  159. interrupts = <24 4>;
  160. status = "disabled";
  161. };
  162. macb1: ethernet@f8030000 {
  163. compatible = "cdns,at32ap7000-macb", "cdns,macb";
  164. reg = <0xf8030000 0x100>;
  165. interrupts = <27 4>;
  166. status = "disabled";
  167. };
  168. };
  169. nand0: nand@40000000 {
  170. compatible = "atmel,at91rm9200-nand";
  171. #address-cells = <1>;
  172. #size-cells = <1>;
  173. reg = <0x40000000 0x10000000
  174. >;
  175. atmel,nand-addr-offset = <21>;
  176. atmel,nand-cmd-offset = <22>;
  177. gpios = <&pioD 5 0
  178. &pioD 4 0
  179. 0
  180. >;
  181. status = "disabled";
  182. };
  183. usb0: ohci@00600000 {
  184. compatible = "atmel,at91rm9200-ohci", "usb-ohci";
  185. reg = <0x00600000 0x100000>;
  186. interrupts = <22 4>;
  187. status = "disabled";
  188. };
  189. usb1: ehci@00700000 {
  190. compatible = "atmel,at91sam9g45-ehci", "usb-ehci";
  191. reg = <0x00700000 0x100000>;
  192. interrupts = <22 4>;
  193. status = "disabled";
  194. };
  195. };
  196. i2c@0 {
  197. compatible = "i2c-gpio";
  198. gpios = <&pioA 30 0 /* sda */
  199. &pioA 31 0 /* scl */
  200. >;
  201. i2c-gpio,sda-open-drain;
  202. i2c-gpio,scl-open-drain;
  203. i2c-gpio,delay-us = <2>; /* ~100 kHz */
  204. #address-cells = <1>;
  205. #size-cells = <0>;
  206. status = "disabled";
  207. };
  208. i2c@1 {
  209. compatible = "i2c-gpio";
  210. gpios = <&pioC 0 0 /* sda */
  211. &pioC 1 0 /* scl */
  212. >;
  213. i2c-gpio,sda-open-drain;
  214. i2c-gpio,scl-open-drain;
  215. i2c-gpio,delay-us = <2>; /* ~100 kHz */
  216. #address-cells = <1>;
  217. #size-cells = <0>;
  218. status = "disabled";
  219. };
  220. i2c@2 {
  221. compatible = "i2c-gpio";
  222. gpios = <&pioB 4 0 /* sda */
  223. &pioB 5 0 /* scl */
  224. >;
  225. i2c-gpio,sda-open-drain;
  226. i2c-gpio,scl-open-drain;
  227. i2c-gpio,delay-us = <2>; /* ~100 kHz */
  228. #address-cells = <1>;
  229. #size-cells = <0>;
  230. status = "disabled";
  231. };
  232. };