genapic_flat.c 4.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192
  1. /*
  2. * Copyright 2004 James Cleverdon, IBM.
  3. * Subject to the GNU Public License, v.2
  4. *
  5. * Flat APIC subarch code.
  6. *
  7. * Hacked for x86-64 by James Cleverdon from i386 architecture code by
  8. * Martin Bligh, Andi Kleen, James Bottomley, John Stultz, and
  9. * James Cleverdon.
  10. */
  11. #include <linux/threads.h>
  12. #include <linux/cpumask.h>
  13. #include <linux/string.h>
  14. #include <linux/kernel.h>
  15. #include <linux/ctype.h>
  16. #include <linux/init.h>
  17. #include <asm/smp.h>
  18. #include <asm/ipi.h>
  19. static cpumask_t flat_target_cpus(void)
  20. {
  21. return cpu_online_map;
  22. }
  23. /*
  24. * Set up the logical destination ID.
  25. *
  26. * Intel recommends to set DFR, LDR and TPR before enabling
  27. * an APIC. See e.g. "AP-388 82489DX User's Manual" (Intel
  28. * document number 292116). So here it goes...
  29. */
  30. static void flat_init_apic_ldr(void)
  31. {
  32. unsigned long val;
  33. unsigned long num, id;
  34. num = smp_processor_id();
  35. id = 1UL << num;
  36. x86_cpu_to_log_apicid[num] = id;
  37. apic_write(APIC_DFR, APIC_DFR_FLAT);
  38. val = apic_read(APIC_LDR) & ~APIC_LDR_MASK;
  39. val |= SET_APIC_LOGICAL_ID(id);
  40. apic_write(APIC_LDR, val);
  41. }
  42. static void flat_send_IPI_mask(cpumask_t cpumask, int vector)
  43. {
  44. unsigned long mask = cpus_addr(cpumask)[0];
  45. unsigned long cfg;
  46. unsigned long flags;
  47. local_save_flags(flags);
  48. local_irq_disable();
  49. /*
  50. * Wait for idle.
  51. */
  52. apic_wait_icr_idle();
  53. /*
  54. * prepare target chip field
  55. */
  56. cfg = __prepare_ICR2(mask);
  57. apic_write(APIC_ICR2, cfg);
  58. /*
  59. * program the ICR
  60. */
  61. cfg = __prepare_ICR(0, vector, APIC_DEST_LOGICAL);
  62. /*
  63. * Send the IPI. The write to APIC_ICR fires this off.
  64. */
  65. apic_write(APIC_ICR, cfg);
  66. local_irq_restore(flags);
  67. }
  68. static void flat_send_IPI_allbutself(int vector)
  69. {
  70. #ifdef CONFIG_HOTPLUG_CPU
  71. int hotplug = 1;
  72. #else
  73. int hotplug = 0;
  74. #endif
  75. if (hotplug || vector == NMI_VECTOR) {
  76. cpumask_t allbutme = cpu_online_map;
  77. cpu_clear(smp_processor_id(), allbutme);
  78. if (!cpus_empty(allbutme))
  79. flat_send_IPI_mask(allbutme, vector);
  80. } else if (num_online_cpus() > 1) {
  81. __send_IPI_shortcut(APIC_DEST_ALLBUT, vector,APIC_DEST_LOGICAL);
  82. }
  83. }
  84. static void flat_send_IPI_all(int vector)
  85. {
  86. if (vector == NMI_VECTOR)
  87. flat_send_IPI_mask(cpu_online_map, vector);
  88. else
  89. __send_IPI_shortcut(APIC_DEST_ALLINC, vector, APIC_DEST_LOGICAL);
  90. }
  91. static int flat_apic_id_registered(void)
  92. {
  93. return physid_isset(GET_APIC_ID(apic_read(APIC_ID)), phys_cpu_present_map);
  94. }
  95. static unsigned int flat_cpu_mask_to_apicid(cpumask_t cpumask)
  96. {
  97. return cpus_addr(cpumask)[0] & APIC_ALL_CPUS;
  98. }
  99. static unsigned int phys_pkg_id(int index_msb)
  100. {
  101. return hard_smp_processor_id() >> index_msb;
  102. }
  103. struct genapic apic_flat = {
  104. .name = "flat",
  105. .int_delivery_mode = dest_LowestPrio,
  106. .int_dest_mode = (APIC_DEST_LOGICAL != 0),
  107. .int_delivery_dest = APIC_DEST_LOGICAL | APIC_DM_LOWEST,
  108. .target_cpus = flat_target_cpus,
  109. .apic_id_registered = flat_apic_id_registered,
  110. .init_apic_ldr = flat_init_apic_ldr,
  111. .send_IPI_all = flat_send_IPI_all,
  112. .send_IPI_allbutself = flat_send_IPI_allbutself,
  113. .send_IPI_mask = flat_send_IPI_mask,
  114. .cpu_mask_to_apicid = flat_cpu_mask_to_apicid,
  115. .phys_pkg_id = phys_pkg_id,
  116. };
  117. /*
  118. * Physflat mode is used when there are more than 8 CPUs on a AMD system.
  119. * We cannot use logical delivery in this case because the mask
  120. * overflows, so use physical mode.
  121. */
  122. static cpumask_t physflat_target_cpus(void)
  123. {
  124. return cpumask_of_cpu(0);
  125. }
  126. static void physflat_send_IPI_mask(cpumask_t cpumask, int vector)
  127. {
  128. send_IPI_mask_sequence(cpumask, vector);
  129. }
  130. static void physflat_send_IPI_allbutself(int vector)
  131. {
  132. cpumask_t allbutme = cpu_online_map;
  133. cpu_clear(smp_processor_id(), allbutme);
  134. physflat_send_IPI_mask(allbutme, vector);
  135. }
  136. static void physflat_send_IPI_all(int vector)
  137. {
  138. physflat_send_IPI_mask(cpu_online_map, vector);
  139. }
  140. static unsigned int physflat_cpu_mask_to_apicid(cpumask_t cpumask)
  141. {
  142. int cpu;
  143. /*
  144. * We're using fixed IRQ delivery, can only return one phys APIC ID.
  145. * May as well be the first.
  146. */
  147. cpu = first_cpu(cpumask);
  148. if ((unsigned)cpu < NR_CPUS)
  149. return x86_cpu_to_apicid[cpu];
  150. else
  151. return BAD_APICID;
  152. }
  153. struct genapic apic_physflat = {
  154. .name = "physical flat",
  155. .int_delivery_mode = dest_Fixed,
  156. .int_dest_mode = (APIC_DEST_PHYSICAL != 0),
  157. .int_delivery_dest = APIC_DEST_PHYSICAL | APIC_DM_FIXED,
  158. .target_cpus = physflat_target_cpus,
  159. .apic_id_registered = flat_apic_id_registered,
  160. .init_apic_ldr = flat_init_apic_ldr,/*not needed, but shouldn't hurt*/
  161. .send_IPI_all = physflat_send_IPI_all,
  162. .send_IPI_allbutself = physflat_send_IPI_allbutself,
  163. .send_IPI_mask = physflat_send_IPI_mask,
  164. .cpu_mask_to_apicid = physflat_cpu_mask_to_apicid,
  165. .phys_pkg_id = phys_pkg_id,
  166. };