cf-enabler.c 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157
  1. /* $Id: cf-enabler.c,v 1.4 2004/02/22 22:44:36 kkojima Exp $
  2. *
  3. * linux/drivers/block/cf-enabler.c
  4. *
  5. * Copyright (C) 1999 Niibe Yutaka
  6. * Copyright (C) 2000 Toshiharu Nozawa
  7. * Copyright (C) 2001 A&D Co., Ltd.
  8. *
  9. * Enable the CF configuration.
  10. */
  11. #include <linux/init.h>
  12. #include <asm/io.h>
  13. #include <asm/irq.h>
  14. /*
  15. * You can connect Compact Flash directly to the bus of SuperH.
  16. * This is the enabler for that.
  17. *
  18. * SIM: How generic is this really? It looks pretty board, or at
  19. * least SH sub-type, specific to me.
  20. * I know it doesn't work on the Overdrive!
  21. */
  22. /*
  23. * 0xB8000000 : Attribute
  24. * 0xB8001000 : Common Memory
  25. * 0xBA000000 : I/O
  26. */
  27. #if defined(CONFIG_IDE) && defined(CONFIG_CPU_SH4)
  28. /* SH4 can't access PCMCIA interface through P2 area.
  29. * we must remap it with appropreate attribute bit of the page set.
  30. * this part is based on Greg Banks' hd64465_ss.c implementation - Masahiro Abe */
  31. #include <linux/mm.h>
  32. #include <linux/vmalloc.h>
  33. #if defined(CONFIG_CF_AREA6)
  34. #define slot_no 0
  35. #else
  36. #define slot_no 1
  37. #endif
  38. /* defined in mm/ioremap.c */
  39. extern void * p3_ioremap(unsigned long phys_addr, unsigned long size, unsigned long flags);
  40. /* use this pointer to access to directly connected compact flash io area*/
  41. void *cf_io_base;
  42. static int __init allocate_cf_area(void)
  43. {
  44. pgprot_t prot;
  45. unsigned long paddrbase, psize;
  46. /* open I/O area window */
  47. paddrbase = virt_to_phys((void*)CONFIG_CF_BASE_ADDR);
  48. psize = PAGE_SIZE;
  49. prot = PAGE_KERNEL_PCC(slot_no, _PAGE_PCC_IO16);
  50. cf_io_base = p3_ioremap(paddrbase, psize, prot.pgprot);
  51. if (!cf_io_base) {
  52. printk("allocate_cf_area : can't open CF I/O window!\n");
  53. return -ENOMEM;
  54. }
  55. /* printk("p3_ioremap(paddr=0x%08lx, psize=0x%08lx, prot=0x%08lx)=0x%08lx\n",
  56. paddrbase, psize, prot.pgprot, cf_io_base);*/
  57. /* XXX : do we need attribute and common-memory area also? */
  58. return 0;
  59. }
  60. #endif
  61. static int __init cf_init_default(void)
  62. {
  63. /* You must have enabled the card, and set the level interrupt
  64. * before reaching this point. Possibly in boot ROM or boot loader.
  65. */
  66. #if defined(CONFIG_IDE) && defined(CONFIG_CPU_SH4)
  67. allocate_cf_area();
  68. #endif
  69. #if defined(CONFIG_SH_UNKNOWN)
  70. /* This should be done in each board's init_xxx_irq. */
  71. make_imask_irq(14);
  72. disable_irq(14);
  73. #endif
  74. return 0;
  75. }
  76. #if defined(CONFIG_SH_SOLUTION_ENGINE)
  77. #include <asm/se/se.h>
  78. /*
  79. * SolutionEngine
  80. *
  81. * 0xB8400000 : Common Memory
  82. * 0xB8500000 : Attribute
  83. * 0xB8600000 : I/O
  84. */
  85. static int __init cf_init_se(void)
  86. {
  87. if ((ctrl_inw(MRSHPC_CSR) & 0x000c) != 0)
  88. return 0; /* Not detected */
  89. if ((ctrl_inw(MRSHPC_CSR) & 0x0080) == 0) {
  90. ctrl_outw(0x0674, MRSHPC_CPWCR); /* Card Vcc is 3.3v? */
  91. } else {
  92. ctrl_outw(0x0678, MRSHPC_CPWCR); /* Card Vcc is 5V */
  93. }
  94. /*
  95. * PC-Card window open
  96. * flag == COMMON/ATTRIBUTE/IO
  97. */
  98. /* common window open */
  99. ctrl_outw(0x8a84, MRSHPC_MW0CR1);/* window 0xb8400000 */
  100. if((ctrl_inw(MRSHPC_CSR) & 0x4000) != 0)
  101. /* common mode & bus width 16bit SWAP = 1*/
  102. ctrl_outw(0x0b00, MRSHPC_MW0CR2);
  103. else
  104. /* common mode & bus width 16bit SWAP = 0*/
  105. ctrl_outw(0x0300, MRSHPC_MW0CR2);
  106. /* attribute window open */
  107. ctrl_outw(0x8a85, MRSHPC_MW1CR1);/* window 0xb8500000 */
  108. if ((ctrl_inw(MRSHPC_CSR) & 0x4000) != 0)
  109. /* attribute mode & bus width 16bit SWAP = 1*/
  110. ctrl_outw(0x0a00, MRSHPC_MW1CR2);
  111. else
  112. /* attribute mode & bus width 16bit SWAP = 0*/
  113. ctrl_outw(0x0200, MRSHPC_MW1CR2);
  114. /* I/O window open */
  115. ctrl_outw(0x8a86, MRSHPC_IOWCR1);/* I/O window 0xb8600000 */
  116. ctrl_outw(0x0008, MRSHPC_CDCR); /* I/O card mode */
  117. if ((ctrl_inw(MRSHPC_CSR) & 0x4000) != 0)
  118. ctrl_outw(0x0a00, MRSHPC_IOWCR2); /* bus width 16bit SWAP = 1*/
  119. else
  120. ctrl_outw(0x0200, MRSHPC_IOWCR2); /* bus width 16bit SWAP = 0*/
  121. ctrl_outw(0x2000, MRSHPC_ICR);
  122. ctrl_outb(0x00, PA_MRSHPC_MW2 + 0x206);
  123. ctrl_outb(0x42, PA_MRSHPC_MW2 + 0x200);
  124. return 0;
  125. }
  126. #endif
  127. int __init cf_init(void)
  128. {
  129. #if defined(CONFIG_SH_SOLUTION_ENGINE)
  130. if (MACH_SE)
  131. return cf_init_se();
  132. #endif
  133. return cf_init_default();
  134. }
  135. __initcall (cf_init);