irq.c 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136
  1. /*
  2. * arch/sh/boards/se/73180/irq.c
  3. *
  4. * Copyright (C) 2003 Takashi Kusuda <kusuda-takashi@hitachi-ul.co.jp>
  5. * Based on arch/sh/boards/se/7300/irq.c
  6. *
  7. * Modified for SH-Mobile SolutionEngine 73180 Support
  8. * by YOSHII Takashi <yoshii-takashi@hitachi-ul.co.jp>
  9. *
  10. *
  11. */
  12. #include <linux/init.h>
  13. #include <linux/irq.h>
  14. #include <asm/irq.h>
  15. #include <asm/io.h>
  16. #include <asm/mach/se73180.h>
  17. static int
  18. intreq2irq(int i)
  19. {
  20. if (i == 5)
  21. return 10;
  22. return 32 + 7 - i;
  23. }
  24. static int
  25. irq2intreq(int irq)
  26. {
  27. if (irq == 10)
  28. return 5;
  29. return 7 - (irq - 32);
  30. }
  31. static void
  32. disable_intreq_irq(unsigned int irq)
  33. {
  34. ctrl_outb(1 << (7 - irq2intreq(irq)), INTMSK0);
  35. }
  36. static void
  37. enable_intreq_irq(unsigned int irq)
  38. {
  39. ctrl_outb(1 << (7 - irq2intreq(irq)), INTMSKCLR0);
  40. }
  41. static void
  42. mask_and_ack_intreq_irq(unsigned int irq)
  43. {
  44. disable_intreq_irq(irq);
  45. }
  46. static unsigned int
  47. startup_intreq_irq(unsigned int irq)
  48. {
  49. enable_intreq_irq(irq);
  50. return 0;
  51. }
  52. static void
  53. shutdown_intreq_irq(unsigned int irq)
  54. {
  55. disable_intreq_irq(irq);
  56. }
  57. static void
  58. end_intreq_irq(unsigned int irq)
  59. {
  60. if (!(irq_desc[irq].status & (IRQ_DISABLED | IRQ_INPROGRESS)))
  61. enable_intreq_irq(irq);
  62. }
  63. static struct hw_interrupt_type intreq_irq_type = {
  64. .typename = "intreq",
  65. .startup = startup_intreq_irq,
  66. .shutdown = shutdown_intreq_irq,
  67. .enable = enable_intreq_irq,
  68. .disable = disable_intreq_irq,
  69. .ack = mask_and_ack_intreq_irq,
  70. .end = end_intreq_irq
  71. };
  72. void
  73. make_intreq_irq(unsigned int irq)
  74. {
  75. disable_irq_nosync(irq);
  76. irq_desc[irq].chip = &intreq_irq_type;
  77. disable_intreq_irq(irq);
  78. }
  79. int
  80. shmse_irq_demux(int irq)
  81. {
  82. if (irq == IRQ5_IRQ)
  83. return 10;
  84. return irq;
  85. }
  86. /*
  87. * Initialize IRQ setting
  88. */
  89. void __init
  90. init_73180se_IRQ(void)
  91. {
  92. make_ipr_irq(SIOF0_IRQ, SIOF0_IPR_ADDR, SIOF0_IPR_POS, SIOF0_PRIORITY);
  93. ctrl_outw(0x2000, 0xb03fffec); /* mrshpc irq enable */
  94. ctrl_outw(0x2000, 0xb07fffec); /* mrshpc irq enable */
  95. ctrl_outl(3 << ((7 - 5) * 4), INTC_INTPRI0); /* irq5 pri=3 */
  96. ctrl_outw(2 << ((7 - 5) * 2), INTC_ICR1); /* low-level irq */
  97. make_intreq_irq(10);
  98. make_ipr_irq(VPU_IRQ, VPU_IPR_ADDR, VPU_IPR_POS, 8);
  99. ctrl_outb(0x0f, INTC_IMCR5); /* enable SCIF IRQ */
  100. make_ipr_irq(DMTE2_IRQ, DMA1_IPR_ADDR, DMA1_IPR_POS, DMA1_PRIORITY);
  101. make_ipr_irq(DMTE3_IRQ, DMA1_IPR_ADDR, DMA1_IPR_POS, DMA1_PRIORITY);
  102. make_ipr_irq(DMTE4_IRQ, DMA2_IPR_ADDR, DMA2_IPR_POS, DMA2_PRIORITY);
  103. make_ipr_irq(IIC0_ALI_IRQ, IIC0_IPR_ADDR, IIC0_IPR_POS, IIC0_PRIORITY);
  104. make_ipr_irq(IIC0_TACKI_IRQ, IIC0_IPR_ADDR, IIC0_IPR_POS,
  105. IIC0_PRIORITY);
  106. make_ipr_irq(IIC0_WAITI_IRQ, IIC0_IPR_ADDR, IIC0_IPR_POS,
  107. IIC0_PRIORITY);
  108. make_ipr_irq(IIC0_DTEI_IRQ, IIC0_IPR_ADDR, IIC0_IPR_POS, IIC0_PRIORITY);
  109. make_ipr_irq(SIOF0_IRQ, SIOF0_IPR_ADDR, SIOF0_IPR_POS, SIOF0_PRIORITY);
  110. make_ipr_irq(SIU_IRQ, SIU_IPR_ADDR, SIU_IPR_POS, SIU_PRIORITY);
  111. /* VIO interrupt */
  112. make_ipr_irq(CEU_IRQ, VIO_IPR_ADDR, VIO_IPR_POS, VIO_PRIORITY);
  113. make_ipr_irq(BEU_IRQ, VIO_IPR_ADDR, VIO_IPR_POS, VIO_PRIORITY);
  114. make_ipr_irq(VEU_IRQ, VIO_IPR_ADDR, VIO_IPR_POS, VIO_PRIORITY);
  115. make_ipr_irq(LCDC_IRQ, LCDC_IPR_ADDR, LCDC_IPR_POS, LCDC_PRIORITY);
  116. ctrl_outw(0x2000, PA_MRSHPC + 0x0c); /* mrshpc irq enable */
  117. }