imx27-phytec-phycore-som.dts 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191
  1. /*
  2. * Copyright 2012 Sascha Hauer, Pengutronix
  3. *
  4. * The code contained herein is licensed under the GNU General Public
  5. * License. You may obtain a copy of the GNU General Public License
  6. * Version 2 or later at the following locations:
  7. *
  8. * http://www.opensource.org/licenses/gpl-license.html
  9. * http://www.gnu.org/copyleft/gpl.html
  10. */
  11. /dts-v1/;
  12. #include "imx27.dtsi"
  13. / {
  14. model = "Phytec pcm038";
  15. compatible = "phytec,imx27-pcm038", "fsl,imx27";
  16. memory {
  17. reg = <0xa0000000 0x08000000>;
  18. };
  19. };
  20. &cspi1 {
  21. fsl,spi-num-chipselects = <1>;
  22. cs-gpios = <&gpio4 28 0>;
  23. status = "okay";
  24. pmic: mc13783@0 {
  25. #address-cells = <1>;
  26. #size-cells = <0>;
  27. compatible = "fsl,mc13783";
  28. spi-max-frequency = <20000000>;
  29. reg = <0>;
  30. interrupt-parent = <&gpio2>;
  31. interrupts = <23 0x4>;
  32. fsl,mc13xxx-uses-adc;
  33. fsl,mc13xxx-uses-rtc;
  34. regulators {
  35. sw1a_reg: sw1a {
  36. regulator-min-microvolt = <1200000>;
  37. regulator-max-microvolt = <1200000>;
  38. regulator-always-on;
  39. regulator-boot-on;
  40. };
  41. sw1b_reg: sw1b {
  42. regulator-min-microvolt = <1200000>;
  43. regulator-max-microvolt = <1200000>;
  44. regulator-always-on;
  45. regulator-boot-on;
  46. };
  47. sw2a_reg: sw2a {
  48. regulator-min-microvolt = <1800000>;
  49. regulator-max-microvolt = <1800000>;
  50. regulator-always-on;
  51. regulator-boot-on;
  52. };
  53. sw2b_reg: sw2b {
  54. regulator-min-microvolt = <1800000>;
  55. regulator-max-microvolt = <1800000>;
  56. regulator-always-on;
  57. regulator-boot-on;
  58. };
  59. sw3_reg: sw3 {
  60. regulator-min-microvolt = <5000000>;
  61. regulator-max-microvolt = <5000000>;
  62. regulator-always-on;
  63. regulator-boot-on;
  64. };
  65. vaudio_reg: vaudio {
  66. regulator-always-on;
  67. regulator-boot-on;
  68. };
  69. violo_reg: violo {
  70. regulator-min-microvolt = <1800000>;
  71. regulator-max-microvolt = <1800000>;
  72. regulator-always-on;
  73. regulator-boot-on;
  74. };
  75. viohi_reg: viohi {
  76. regulator-always-on;
  77. regulator-boot-on;
  78. };
  79. vgen_reg: vgen {
  80. regulator-min-microvolt = <1500000>;
  81. regulator-max-microvolt = <1500000>;
  82. regulator-always-on;
  83. regulator-boot-on;
  84. };
  85. vcam_reg: vcam {
  86. regulator-min-microvolt = <2800000>;
  87. regulator-max-microvolt = <2800000>;
  88. };
  89. vrf1_reg: vrf1 {
  90. regulator-min-microvolt = <2775000>;
  91. regulator-max-microvolt = <2775000>;
  92. regulator-always-on;
  93. regulator-boot-on;
  94. };
  95. vrf2_reg: vrf2 {
  96. regulator-min-microvolt = <2775000>;
  97. regulator-max-microvolt = <2775000>;
  98. regulator-always-on;
  99. regulator-boot-on;
  100. };
  101. vmmc1_reg: vmmc1 {
  102. regulator-min-microvolt = <1600000>;
  103. regulator-max-microvolt = <3000000>;
  104. };
  105. gpo1_reg: gpo1 { };
  106. pwgt1spi_reg: pwgt1spi {
  107. regulator-always-on;
  108. };
  109. };
  110. };
  111. };
  112. &fec {
  113. phy-reset-gpios = <&gpio3 30 0>;
  114. status = "okay";
  115. };
  116. &i2c2 {
  117. clock-frequency = <400000>;
  118. status = "okay";
  119. at24@52 {
  120. compatible = "at,24c32";
  121. pagesize = <32>;
  122. reg = <0x52>;
  123. };
  124. pcf8563@51 {
  125. compatible = "nxp,pcf8563";
  126. reg = <0x51>;
  127. };
  128. lm75@4a {
  129. compatible = "national,lm75";
  130. reg = <0x4a>;
  131. };
  132. };
  133. &nfc {
  134. nand-bus-width = <8>;
  135. nand-ecc-mode = "hw";
  136. status = "okay";
  137. };
  138. &uart1 {
  139. status = "okay";
  140. };
  141. &weim {
  142. status = "okay";
  143. nor: nor@c0000000 {
  144. compatible = "cfi-flash";
  145. reg = <0 0x00000000 0x02000000>;
  146. bank-width = <2>;
  147. linux,mtd-name = "physmap-flash.0";
  148. fsl,weim-cs-timing = <0x22c2cf00 0x75000d01 0x00000900>;
  149. #address-cells = <1>;
  150. #size-cells = <1>;
  151. };
  152. sram: sram@c8000000 {
  153. compatible = "mtd-ram";
  154. reg = <1 0x00000000 0x00800000>;
  155. bank-width = <2>;
  156. linux,mtd-name = "mtd-ram.0";
  157. fsl,weim-cs-timing = <0x0000d843 0x22252521 0x22220a00>;
  158. #address-cells = <1>;
  159. #size-cells = <1>;
  160. };
  161. };