mpc834x_mds.dts 7.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336
  1. /*
  2. * MPC8349E MDS Device Tree Source
  3. *
  4. * Copyright 2005, 2006 Freescale Semiconductor Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. / {
  12. model = "MPC8349EMDS";
  13. compatible = "MPC8349EMDS", "MPC834xMDS", "MPC83xxMDS";
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. cpus {
  17. #address-cells = <1>;
  18. #size-cells = <0>;
  19. PowerPC,8349@0 {
  20. device_type = "cpu";
  21. reg = <0>;
  22. d-cache-line-size = <20>; // 32 bytes
  23. i-cache-line-size = <20>; // 32 bytes
  24. d-cache-size = <8000>; // L1, 32K
  25. i-cache-size = <8000>; // L1, 32K
  26. timebase-frequency = <0>; // from bootloader
  27. bus-frequency = <0>; // from bootloader
  28. clock-frequency = <0>; // from bootloader
  29. };
  30. };
  31. memory {
  32. device_type = "memory";
  33. reg = <00000000 10000000>; // 256MB at 0
  34. };
  35. bcsr@e2400000 {
  36. device_type = "board-control";
  37. reg = <e2400000 8000>;
  38. };
  39. soc8349@e0000000 {
  40. #address-cells = <1>;
  41. #size-cells = <1>;
  42. device_type = "soc";
  43. ranges = <0 e0000000 00100000>;
  44. reg = <e0000000 00000200>;
  45. bus-frequency = <0>;
  46. wdt@200 {
  47. device_type = "watchdog";
  48. compatible = "mpc83xx_wdt";
  49. reg = <200 100>;
  50. };
  51. i2c@3000 {
  52. device_type = "i2c";
  53. compatible = "fsl-i2c";
  54. reg = <3000 100>;
  55. interrupts = <e 8>;
  56. interrupt-parent = < &ipic >;
  57. dfsrr;
  58. };
  59. i2c@3100 {
  60. device_type = "i2c";
  61. compatible = "fsl-i2c";
  62. reg = <3100 100>;
  63. interrupts = <f 8>;
  64. interrupt-parent = < &ipic >;
  65. dfsrr;
  66. };
  67. spi@7000 {
  68. device_type = "spi";
  69. compatible = "mpc83xx_spi";
  70. reg = <7000 1000>;
  71. interrupts = <10 8>;
  72. interrupt-parent = < &ipic >;
  73. mode = <0>;
  74. };
  75. /* phy type (ULPI or SERIAL) are only types supportted for MPH */
  76. /* port = 0 or 1 */
  77. usb@22000 {
  78. device_type = "usb";
  79. compatible = "fsl-usb2-mph";
  80. reg = <22000 1000>;
  81. #address-cells = <1>;
  82. #size-cells = <0>;
  83. interrupt-parent = < &ipic >;
  84. interrupts = <27 8>;
  85. phy_type = "ulpi";
  86. port1;
  87. };
  88. /* phy type (ULPI, UTMI, UTMI_WIDE, SERIAL) */
  89. usb@23000 {
  90. device_type = "usb";
  91. compatible = "fsl-usb2-dr";
  92. reg = <23000 1000>;
  93. #address-cells = <1>;
  94. #size-cells = <0>;
  95. interrupt-parent = < &ipic >;
  96. interrupts = <26 8>;
  97. dr_mode = "otg";
  98. phy_type = "ulpi";
  99. };
  100. mdio@24520 {
  101. device_type = "mdio";
  102. compatible = "gianfar";
  103. reg = <24520 20>;
  104. #address-cells = <1>;
  105. #size-cells = <0>;
  106. phy0: ethernet-phy@0 {
  107. interrupt-parent = < &ipic >;
  108. interrupts = <11 8>;
  109. reg = <0>;
  110. device_type = "ethernet-phy";
  111. };
  112. phy1: ethernet-phy@1 {
  113. interrupt-parent = < &ipic >;
  114. interrupts = <12 8>;
  115. reg = <1>;
  116. device_type = "ethernet-phy";
  117. };
  118. };
  119. ethernet@24000 {
  120. device_type = "network";
  121. model = "TSEC";
  122. compatible = "gianfar";
  123. reg = <24000 1000>;
  124. /*
  125. * address is deprecated and will be removed
  126. * in 2.6.25. Only recent versions of
  127. * U-Boot support local-mac-address, however.
  128. */
  129. address = [ 00 00 00 00 00 00 ];
  130. local-mac-address = [ 00 00 00 00 00 00 ];
  131. interrupts = <20 8 21 8 22 8>;
  132. interrupt-parent = < &ipic >;
  133. phy-handle = < &phy0 >;
  134. };
  135. ethernet@25000 {
  136. #address-cells = <1>;
  137. #size-cells = <0>;
  138. device_type = "network";
  139. model = "TSEC";
  140. compatible = "gianfar";
  141. reg = <25000 1000>;
  142. /*
  143. * address is deprecated and will be removed
  144. * in 2.6.25. Only recent versions of
  145. * U-Boot support local-mac-address, however.
  146. */
  147. address = [ 00 00 00 00 00 00 ];
  148. local-mac-address = [ 00 00 00 00 00 00 ];
  149. interrupts = <23 8 24 8 25 8>;
  150. interrupt-parent = < &ipic >;
  151. phy-handle = < &phy1 >;
  152. };
  153. serial@4500 {
  154. device_type = "serial";
  155. compatible = "ns16550";
  156. reg = <4500 100>;
  157. clock-frequency = <0>;
  158. interrupts = <9 8>;
  159. interrupt-parent = < &ipic >;
  160. };
  161. serial@4600 {
  162. device_type = "serial";
  163. compatible = "ns16550";
  164. reg = <4600 100>;
  165. clock-frequency = <0>;
  166. interrupts = <a 8>;
  167. interrupt-parent = < &ipic >;
  168. };
  169. pci@8500 {
  170. interrupt-map-mask = <f800 0 0 7>;
  171. interrupt-map = <
  172. /* IDSEL 0x11 */
  173. 8800 0 0 1 &ipic 14 8
  174. 8800 0 0 2 &ipic 15 8
  175. 8800 0 0 3 &ipic 16 8
  176. 8800 0 0 4 &ipic 17 8
  177. /* IDSEL 0x12 */
  178. 9000 0 0 1 &ipic 16 8
  179. 9000 0 0 2 &ipic 17 8
  180. 9000 0 0 3 &ipic 14 8
  181. 9000 0 0 4 &ipic 15 8
  182. /* IDSEL 0x13 */
  183. 9800 0 0 1 &ipic 17 8
  184. 9800 0 0 2 &ipic 14 8
  185. 9800 0 0 3 &ipic 15 8
  186. 9800 0 0 4 &ipic 16 8
  187. /* IDSEL 0x15 */
  188. a800 0 0 1 &ipic 14 8
  189. a800 0 0 2 &ipic 15 8
  190. a800 0 0 3 &ipic 16 8
  191. a800 0 0 4 &ipic 17 8
  192. /* IDSEL 0x16 */
  193. b000 0 0 1 &ipic 17 8
  194. b000 0 0 2 &ipic 14 8
  195. b000 0 0 3 &ipic 15 8
  196. b000 0 0 4 &ipic 16 8
  197. /* IDSEL 0x17 */
  198. b800 0 0 1 &ipic 16 8
  199. b800 0 0 2 &ipic 17 8
  200. b800 0 0 3 &ipic 14 8
  201. b800 0 0 4 &ipic 15 8
  202. /* IDSEL 0x18 */
  203. c000 0 0 1 &ipic 15 8
  204. c000 0 0 2 &ipic 16 8
  205. c000 0 0 3 &ipic 17 8
  206. c000 0 0 4 &ipic 14 8>;
  207. interrupt-parent = < &ipic >;
  208. interrupts = <42 8>;
  209. bus-range = <0 0>;
  210. ranges = <02000000 0 90000000 90000000 0 10000000
  211. 42000000 0 80000000 80000000 0 10000000
  212. 01000000 0 00000000 e2000000 0 00100000>;
  213. clock-frequency = <3f940aa>;
  214. #interrupt-cells = <1>;
  215. #size-cells = <2>;
  216. #address-cells = <3>;
  217. reg = <8500 100>;
  218. compatible = "fsl,mpc8349-pci";
  219. device_type = "pci";
  220. };
  221. pci@8600 {
  222. interrupt-map-mask = <f800 0 0 7>;
  223. interrupt-map = <
  224. /* IDSEL 0x11 */
  225. 8800 0 0 1 &ipic 14 8
  226. 8800 0 0 2 &ipic 15 8
  227. 8800 0 0 3 &ipic 16 8
  228. 8800 0 0 4 &ipic 17 8
  229. /* IDSEL 0x12 */
  230. 9000 0 0 1 &ipic 16 8
  231. 9000 0 0 2 &ipic 17 8
  232. 9000 0 0 3 &ipic 14 8
  233. 9000 0 0 4 &ipic 15 8
  234. /* IDSEL 0x13 */
  235. 9800 0 0 1 &ipic 17 8
  236. 9800 0 0 2 &ipic 14 8
  237. 9800 0 0 3 &ipic 15 8
  238. 9800 0 0 4 &ipic 16 8
  239. /* IDSEL 0x15 */
  240. a800 0 0 1 &ipic 14 8
  241. a800 0 0 2 &ipic 15 8
  242. a800 0 0 3 &ipic 16 8
  243. a800 0 0 4 &ipic 17 8
  244. /* IDSEL 0x16 */
  245. b000 0 0 1 &ipic 17 8
  246. b000 0 0 2 &ipic 14 8
  247. b000 0 0 3 &ipic 15 8
  248. b000 0 0 4 &ipic 16 8
  249. /* IDSEL 0x17 */
  250. b800 0 0 1 &ipic 16 8
  251. b800 0 0 2 &ipic 17 8
  252. b800 0 0 3 &ipic 14 8
  253. b800 0 0 4 &ipic 15 8
  254. /* IDSEL 0x18 */
  255. c000 0 0 1 &ipic 15 8
  256. c000 0 0 2 &ipic 16 8
  257. c000 0 0 3 &ipic 17 8
  258. c000 0 0 4 &ipic 14 8>;
  259. interrupt-parent = < &ipic >;
  260. interrupts = <42 8>;
  261. bus-range = <0 0>;
  262. ranges = <02000000 0 b0000000 b0000000 0 10000000
  263. 42000000 0 a0000000 a0000000 0 10000000
  264. 01000000 0 00000000 e2100000 0 00100000>;
  265. clock-frequency = <3f940aa>;
  266. #interrupt-cells = <1>;
  267. #size-cells = <2>;
  268. #address-cells = <3>;
  269. reg = <8600 100>;
  270. compatible = "fsl,mpc8349-pci";
  271. device_type = "pci";
  272. };
  273. /* May need to remove if on a part without crypto engine */
  274. crypto@30000 {
  275. device_type = "crypto";
  276. model = "SEC2";
  277. compatible = "talitos";
  278. reg = <30000 10000>;
  279. interrupts = <b 8>;
  280. interrupt-parent = < &ipic >;
  281. num-channels = <4>;
  282. channel-fifo-len = <18>;
  283. exec-units-mask = <0000007e>;
  284. /* desc mask is for rev2.0,
  285. * we need runtime fixup for >2.0 */
  286. descriptor-types-mask = <01010ebf>;
  287. };
  288. /* IPIC
  289. * interrupts cell = <intr #, sense>
  290. * sense values match linux IORESOURCE_IRQ_* defines:
  291. * sense == 8: Level, low assertion
  292. * sense == 2: Edge, high-to-low change
  293. */
  294. ipic: pic@700 {
  295. interrupt-controller;
  296. #address-cells = <0>;
  297. #interrupt-cells = <2>;
  298. reg = <700 100>;
  299. device_type = "ipic";
  300. };
  301. };
  302. };