be_main.c 50 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971
  1. /*
  2. * Copyright (C) 2005 - 2009 ServerEngines
  3. * All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License version 2
  7. * as published by the Free Software Foundation. The full GNU General
  8. * Public License is included in this distribution in the file called COPYING.
  9. *
  10. * Contact Information:
  11. * linux-drivers@serverengines.com
  12. *
  13. * ServerEngines
  14. * 209 N. Fair Oaks Ave
  15. * Sunnyvale, CA 94085
  16. */
  17. #include "be.h"
  18. #include <asm/div64.h>
  19. MODULE_VERSION(DRV_VER);
  20. MODULE_DEVICE_TABLE(pci, be_dev_ids);
  21. MODULE_DESCRIPTION(DRV_DESC " " DRV_VER);
  22. MODULE_AUTHOR("ServerEngines Corporation");
  23. MODULE_LICENSE("GPL");
  24. static unsigned int rx_frag_size = 2048;
  25. module_param(rx_frag_size, uint, S_IRUGO);
  26. MODULE_PARM_DESC(rx_frag_size, "Size of a fragment that holds rcvd data.");
  27. #define BE_VENDOR_ID 0x19a2
  28. #define BE2_DEVICE_ID_1 0x0211
  29. static DEFINE_PCI_DEVICE_TABLE(be_dev_ids) = {
  30. { PCI_DEVICE(BE_VENDOR_ID, BE2_DEVICE_ID_1) },
  31. { 0 }
  32. };
  33. MODULE_DEVICE_TABLE(pci, be_dev_ids);
  34. static void be_queue_free(struct be_adapter *adapter, struct be_queue_info *q)
  35. {
  36. struct be_dma_mem *mem = &q->dma_mem;
  37. if (mem->va)
  38. pci_free_consistent(adapter->pdev, mem->size,
  39. mem->va, mem->dma);
  40. }
  41. static int be_queue_alloc(struct be_adapter *adapter, struct be_queue_info *q,
  42. u16 len, u16 entry_size)
  43. {
  44. struct be_dma_mem *mem = &q->dma_mem;
  45. memset(q, 0, sizeof(*q));
  46. q->len = len;
  47. q->entry_size = entry_size;
  48. mem->size = len * entry_size;
  49. mem->va = pci_alloc_consistent(adapter->pdev, mem->size, &mem->dma);
  50. if (!mem->va)
  51. return -1;
  52. memset(mem->va, 0, mem->size);
  53. return 0;
  54. }
  55. static inline void *queue_head_node(struct be_queue_info *q)
  56. {
  57. return q->dma_mem.va + q->head * q->entry_size;
  58. }
  59. static inline void *queue_tail_node(struct be_queue_info *q)
  60. {
  61. return q->dma_mem.va + q->tail * q->entry_size;
  62. }
  63. static inline void queue_head_inc(struct be_queue_info *q)
  64. {
  65. index_inc(&q->head, q->len);
  66. }
  67. static inline void queue_tail_inc(struct be_queue_info *q)
  68. {
  69. index_inc(&q->tail, q->len);
  70. }
  71. static void be_intr_set(struct be_ctrl_info *ctrl, bool enable)
  72. {
  73. u8 __iomem *addr = ctrl->pcicfg + PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET;
  74. u32 reg = ioread32(addr);
  75. u32 enabled = reg & MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  76. if (!enabled && enable) {
  77. reg |= MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  78. } else if (enabled && !enable) {
  79. reg &= ~MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  80. } else {
  81. printk(KERN_WARNING DRV_NAME
  82. ": bad value in membar_int_ctrl reg=0x%x\n", reg);
  83. return;
  84. }
  85. iowrite32(reg, addr);
  86. }
  87. static void be_rxq_notify(struct be_ctrl_info *ctrl, u16 qid, u16 posted)
  88. {
  89. u32 val = 0;
  90. val |= qid & DB_RQ_RING_ID_MASK;
  91. val |= posted << DB_RQ_NUM_POSTED_SHIFT;
  92. iowrite32(val, ctrl->db + DB_RQ_OFFSET);
  93. }
  94. static void be_txq_notify(struct be_ctrl_info *ctrl, u16 qid, u16 posted)
  95. {
  96. u32 val = 0;
  97. val |= qid & DB_TXULP_RING_ID_MASK;
  98. val |= (posted & DB_TXULP_NUM_POSTED_MASK) << DB_TXULP_NUM_POSTED_SHIFT;
  99. iowrite32(val, ctrl->db + DB_TXULP1_OFFSET);
  100. }
  101. static void be_eq_notify(struct be_ctrl_info *ctrl, u16 qid,
  102. bool arm, bool clear_int, u16 num_popped)
  103. {
  104. u32 val = 0;
  105. val |= qid & DB_EQ_RING_ID_MASK;
  106. if (arm)
  107. val |= 1 << DB_EQ_REARM_SHIFT;
  108. if (clear_int)
  109. val |= 1 << DB_EQ_CLR_SHIFT;
  110. val |= 1 << DB_EQ_EVNT_SHIFT;
  111. val |= num_popped << DB_EQ_NUM_POPPED_SHIFT;
  112. iowrite32(val, ctrl->db + DB_EQ_OFFSET);
  113. }
  114. static void be_cq_notify(struct be_ctrl_info *ctrl, u16 qid,
  115. bool arm, u16 num_popped)
  116. {
  117. u32 val = 0;
  118. val |= qid & DB_CQ_RING_ID_MASK;
  119. if (arm)
  120. val |= 1 << DB_CQ_REARM_SHIFT;
  121. val |= num_popped << DB_CQ_NUM_POPPED_SHIFT;
  122. iowrite32(val, ctrl->db + DB_CQ_OFFSET);
  123. }
  124. static int be_mac_addr_set(struct net_device *netdev, void *p)
  125. {
  126. struct be_adapter *adapter = netdev_priv(netdev);
  127. struct sockaddr *addr = p;
  128. int status = 0;
  129. if (netif_running(netdev)) {
  130. status = be_cmd_pmac_del(&adapter->ctrl, adapter->if_handle,
  131. adapter->pmac_id);
  132. if (status)
  133. return status;
  134. status = be_cmd_pmac_add(&adapter->ctrl, (u8 *)addr->sa_data,
  135. adapter->if_handle, &adapter->pmac_id);
  136. }
  137. if (!status)
  138. memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
  139. return status;
  140. }
  141. static void netdev_stats_update(struct be_adapter *adapter)
  142. {
  143. struct be_hw_stats *hw_stats = hw_stats_from_cmd(adapter->stats.cmd.va);
  144. struct be_rxf_stats *rxf_stats = &hw_stats->rxf;
  145. struct be_port_rxf_stats *port_stats =
  146. &rxf_stats->port[adapter->port_num];
  147. struct net_device_stats *dev_stats = &adapter->stats.net_stats;
  148. dev_stats->rx_packets = port_stats->rx_total_frames;
  149. dev_stats->tx_packets = port_stats->tx_unicastframes +
  150. port_stats->tx_multicastframes + port_stats->tx_broadcastframes;
  151. dev_stats->rx_bytes = (u64) port_stats->rx_bytes_msd << 32 |
  152. (u64) port_stats->rx_bytes_lsd;
  153. dev_stats->tx_bytes = (u64) port_stats->tx_bytes_msd << 32 |
  154. (u64) port_stats->tx_bytes_lsd;
  155. /* bad pkts received */
  156. dev_stats->rx_errors = port_stats->rx_crc_errors +
  157. port_stats->rx_alignment_symbol_errors +
  158. port_stats->rx_in_range_errors +
  159. port_stats->rx_out_range_errors + port_stats->rx_frame_too_long;
  160. /* packet transmit problems */
  161. dev_stats->tx_errors = 0;
  162. /* no space in linux buffers */
  163. dev_stats->rx_dropped = 0;
  164. /* no space available in linux */
  165. dev_stats->tx_dropped = 0;
  166. dev_stats->multicast = port_stats->tx_multicastframes;
  167. dev_stats->collisions = 0;
  168. /* detailed rx errors */
  169. dev_stats->rx_length_errors = port_stats->rx_in_range_errors +
  170. port_stats->rx_out_range_errors + port_stats->rx_frame_too_long;
  171. /* receive ring buffer overflow */
  172. dev_stats->rx_over_errors = 0;
  173. dev_stats->rx_crc_errors = port_stats->rx_crc_errors;
  174. /* frame alignment errors */
  175. dev_stats->rx_frame_errors = port_stats->rx_alignment_symbol_errors;
  176. /* receiver fifo overrun */
  177. /* drops_no_pbuf is no per i/f, it's per BE card */
  178. dev_stats->rx_fifo_errors = port_stats->rx_fifo_overflow +
  179. port_stats->rx_input_fifo_overflow +
  180. rxf_stats->rx_drops_no_pbuf;
  181. /* receiver missed packetd */
  182. dev_stats->rx_missed_errors = 0;
  183. /* detailed tx_errors */
  184. dev_stats->tx_aborted_errors = 0;
  185. dev_stats->tx_carrier_errors = 0;
  186. dev_stats->tx_fifo_errors = 0;
  187. dev_stats->tx_heartbeat_errors = 0;
  188. dev_stats->tx_window_errors = 0;
  189. }
  190. static void be_link_status_update(struct be_adapter *adapter)
  191. {
  192. struct be_link_info *prev = &adapter->link;
  193. struct be_link_info now = { 0 };
  194. struct net_device *netdev = adapter->netdev;
  195. be_cmd_link_status_query(&adapter->ctrl, &now);
  196. /* If link came up or went down */
  197. if (now.speed != prev->speed && (now.speed == PHY_LINK_SPEED_ZERO ||
  198. prev->speed == PHY_LINK_SPEED_ZERO)) {
  199. if (now.speed == PHY_LINK_SPEED_ZERO) {
  200. netif_stop_queue(netdev);
  201. netif_carrier_off(netdev);
  202. printk(KERN_INFO "%s: Link down\n", netdev->name);
  203. } else {
  204. netif_start_queue(netdev);
  205. netif_carrier_on(netdev);
  206. printk(KERN_INFO "%s: Link up\n", netdev->name);
  207. }
  208. }
  209. *prev = now;
  210. }
  211. /* Update the EQ delay n BE based on the RX frags consumed / sec */
  212. static void be_rx_eqd_update(struct be_adapter *adapter)
  213. {
  214. struct be_ctrl_info *ctrl = &adapter->ctrl;
  215. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  216. struct be_drvr_stats *stats = &adapter->stats.drvr_stats;
  217. ulong now = jiffies;
  218. u32 eqd;
  219. if (!rx_eq->enable_aic)
  220. return;
  221. /* Wrapped around */
  222. if (time_before(now, stats->rx_fps_jiffies)) {
  223. stats->rx_fps_jiffies = now;
  224. return;
  225. }
  226. /* Update once a second */
  227. if ((now - stats->rx_fps_jiffies) < HZ)
  228. return;
  229. stats->be_rx_fps = (stats->be_rx_frags - stats->be_prev_rx_frags) /
  230. ((now - stats->rx_fps_jiffies) / HZ);
  231. stats->rx_fps_jiffies = now;
  232. stats->be_prev_rx_frags = stats->be_rx_frags;
  233. eqd = stats->be_rx_fps / 110000;
  234. eqd = eqd << 3;
  235. if (eqd > rx_eq->max_eqd)
  236. eqd = rx_eq->max_eqd;
  237. if (eqd < rx_eq->min_eqd)
  238. eqd = rx_eq->min_eqd;
  239. if (eqd < 10)
  240. eqd = 0;
  241. if (eqd != rx_eq->cur_eqd)
  242. be_cmd_modify_eqd(ctrl, rx_eq->q.id, eqd);
  243. rx_eq->cur_eqd = eqd;
  244. }
  245. static struct net_device_stats *be_get_stats(struct net_device *dev)
  246. {
  247. struct be_adapter *adapter = netdev_priv(dev);
  248. return &adapter->stats.net_stats;
  249. }
  250. static u32 be_calc_rate(u64 bytes, unsigned long ticks)
  251. {
  252. u64 rate = bytes;
  253. do_div(rate, ticks / HZ);
  254. rate <<= 3; /* bytes/sec -> bits/sec */
  255. do_div(rate, 1000000ul); /* MB/Sec */
  256. return rate;
  257. }
  258. static void be_tx_rate_update(struct be_adapter *adapter)
  259. {
  260. struct be_drvr_stats *stats = drvr_stats(adapter);
  261. ulong now = jiffies;
  262. /* Wrapped around? */
  263. if (time_before(now, stats->be_tx_jiffies)) {
  264. stats->be_tx_jiffies = now;
  265. return;
  266. }
  267. /* Update tx rate once in two seconds */
  268. if ((now - stats->be_tx_jiffies) > 2 * HZ) {
  269. stats->be_tx_rate = be_calc_rate(stats->be_tx_bytes
  270. - stats->be_tx_bytes_prev,
  271. now - stats->be_tx_jiffies);
  272. stats->be_tx_jiffies = now;
  273. stats->be_tx_bytes_prev = stats->be_tx_bytes;
  274. }
  275. }
  276. static void be_tx_stats_update(struct be_adapter *adapter,
  277. u32 wrb_cnt, u32 copied, bool stopped)
  278. {
  279. struct be_drvr_stats *stats = drvr_stats(adapter);
  280. stats->be_tx_reqs++;
  281. stats->be_tx_wrbs += wrb_cnt;
  282. stats->be_tx_bytes += copied;
  283. if (stopped)
  284. stats->be_tx_stops++;
  285. }
  286. /* Determine number of WRB entries needed to xmit data in an skb */
  287. static u32 wrb_cnt_for_skb(struct sk_buff *skb, bool *dummy)
  288. {
  289. int cnt = 0;
  290. while (skb) {
  291. if (skb->len > skb->data_len)
  292. cnt++;
  293. cnt += skb_shinfo(skb)->nr_frags;
  294. skb = skb_shinfo(skb)->frag_list;
  295. }
  296. /* to account for hdr wrb */
  297. cnt++;
  298. if (cnt & 1) {
  299. /* add a dummy to make it an even num */
  300. cnt++;
  301. *dummy = true;
  302. } else
  303. *dummy = false;
  304. BUG_ON(cnt > BE_MAX_TX_FRAG_COUNT);
  305. return cnt;
  306. }
  307. static inline void wrb_fill(struct be_eth_wrb *wrb, u64 addr, int len)
  308. {
  309. wrb->frag_pa_hi = upper_32_bits(addr);
  310. wrb->frag_pa_lo = addr & 0xFFFFFFFF;
  311. wrb->frag_len = len & ETH_WRB_FRAG_LEN_MASK;
  312. }
  313. static void wrb_fill_hdr(struct be_eth_hdr_wrb *hdr, struct sk_buff *skb,
  314. bool vlan, u32 wrb_cnt, u32 len)
  315. {
  316. memset(hdr, 0, sizeof(*hdr));
  317. AMAP_SET_BITS(struct amap_eth_hdr_wrb, crc, hdr, 1);
  318. if (skb_shinfo(skb)->gso_segs > 1 && skb_shinfo(skb)->gso_size) {
  319. AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso, hdr, 1);
  320. AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso_mss,
  321. hdr, skb_shinfo(skb)->gso_size);
  322. } else if (skb->ip_summed == CHECKSUM_PARTIAL) {
  323. if (is_tcp_pkt(skb))
  324. AMAP_SET_BITS(struct amap_eth_hdr_wrb, tcpcs, hdr, 1);
  325. else if (is_udp_pkt(skb))
  326. AMAP_SET_BITS(struct amap_eth_hdr_wrb, udpcs, hdr, 1);
  327. }
  328. if (vlan && vlan_tx_tag_present(skb)) {
  329. AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan, hdr, 1);
  330. AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan_tag,
  331. hdr, vlan_tx_tag_get(skb));
  332. }
  333. AMAP_SET_BITS(struct amap_eth_hdr_wrb, event, hdr, 1);
  334. AMAP_SET_BITS(struct amap_eth_hdr_wrb, complete, hdr, 1);
  335. AMAP_SET_BITS(struct amap_eth_hdr_wrb, num_wrb, hdr, wrb_cnt);
  336. AMAP_SET_BITS(struct amap_eth_hdr_wrb, len, hdr, len);
  337. }
  338. static int make_tx_wrbs(struct be_adapter *adapter,
  339. struct sk_buff *skb, u32 wrb_cnt, bool dummy_wrb)
  340. {
  341. u64 busaddr;
  342. u32 i, copied = 0;
  343. struct pci_dev *pdev = adapter->pdev;
  344. struct sk_buff *first_skb = skb;
  345. struct be_queue_info *txq = &adapter->tx_obj.q;
  346. struct be_eth_wrb *wrb;
  347. struct be_eth_hdr_wrb *hdr;
  348. atomic_add(wrb_cnt, &txq->used);
  349. hdr = queue_head_node(txq);
  350. queue_head_inc(txq);
  351. while (skb) {
  352. if (skb->len > skb->data_len) {
  353. int len = skb->len - skb->data_len;
  354. busaddr = pci_map_single(pdev, skb->data, len,
  355. PCI_DMA_TODEVICE);
  356. wrb = queue_head_node(txq);
  357. wrb_fill(wrb, busaddr, len);
  358. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  359. queue_head_inc(txq);
  360. copied += len;
  361. }
  362. for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
  363. struct skb_frag_struct *frag =
  364. &skb_shinfo(skb)->frags[i];
  365. busaddr = pci_map_page(pdev, frag->page,
  366. frag->page_offset,
  367. frag->size, PCI_DMA_TODEVICE);
  368. wrb = queue_head_node(txq);
  369. wrb_fill(wrb, busaddr, frag->size);
  370. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  371. queue_head_inc(txq);
  372. copied += frag->size;
  373. }
  374. skb = skb_shinfo(skb)->frag_list;
  375. }
  376. if (dummy_wrb) {
  377. wrb = queue_head_node(txq);
  378. wrb_fill(wrb, 0, 0);
  379. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  380. queue_head_inc(txq);
  381. }
  382. wrb_fill_hdr(hdr, first_skb, adapter->vlan_grp ? true : false,
  383. wrb_cnt, copied);
  384. be_dws_cpu_to_le(hdr, sizeof(*hdr));
  385. return copied;
  386. }
  387. static int be_xmit(struct sk_buff *skb, struct net_device *netdev)
  388. {
  389. struct be_adapter *adapter = netdev_priv(netdev);
  390. struct be_tx_obj *tx_obj = &adapter->tx_obj;
  391. struct be_queue_info *txq = &tx_obj->q;
  392. u32 wrb_cnt = 0, copied = 0;
  393. u32 start = txq->head;
  394. bool dummy_wrb, stopped = false;
  395. wrb_cnt = wrb_cnt_for_skb(skb, &dummy_wrb);
  396. copied = make_tx_wrbs(adapter, skb, wrb_cnt, dummy_wrb);
  397. /* record the sent skb in the sent_skb table */
  398. BUG_ON(tx_obj->sent_skb_list[start]);
  399. tx_obj->sent_skb_list[start] = skb;
  400. /* Ensure that txq has space for the next skb; Else stop the queue
  401. * *BEFORE* ringing the tx doorbell, so that we serialze the
  402. * tx compls of the current transmit which'll wake up the queue
  403. */
  404. if ((BE_MAX_TX_FRAG_COUNT + atomic_read(&txq->used)) >= txq->len) {
  405. netif_stop_queue(netdev);
  406. stopped = true;
  407. }
  408. be_txq_notify(&adapter->ctrl, txq->id, wrb_cnt);
  409. netdev->trans_start = jiffies;
  410. be_tx_stats_update(adapter, wrb_cnt, copied, stopped);
  411. return NETDEV_TX_OK;
  412. }
  413. static int be_change_mtu(struct net_device *netdev, int new_mtu)
  414. {
  415. struct be_adapter *adapter = netdev_priv(netdev);
  416. if (new_mtu < BE_MIN_MTU ||
  417. new_mtu > BE_MAX_JUMBO_FRAME_SIZE) {
  418. dev_info(&adapter->pdev->dev,
  419. "MTU must be between %d and %d bytes\n",
  420. BE_MIN_MTU, BE_MAX_JUMBO_FRAME_SIZE);
  421. return -EINVAL;
  422. }
  423. dev_info(&adapter->pdev->dev, "MTU changed from %d to %d bytes\n",
  424. netdev->mtu, new_mtu);
  425. netdev->mtu = new_mtu;
  426. return 0;
  427. }
  428. /*
  429. * if there are BE_NUM_VLANS_SUPPORTED or lesser number of VLANS configured,
  430. * program them in BE. If more than BE_NUM_VLANS_SUPPORTED are configured,
  431. * set the BE in promiscuous VLAN mode.
  432. */
  433. static void be_vid_config(struct net_device *netdev)
  434. {
  435. struct be_adapter *adapter = netdev_priv(netdev);
  436. u16 vtag[BE_NUM_VLANS_SUPPORTED];
  437. u16 ntags = 0, i;
  438. if (adapter->num_vlans <= BE_NUM_VLANS_SUPPORTED) {
  439. /* Construct VLAN Table to give to HW */
  440. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  441. if (adapter->vlan_tag[i]) {
  442. vtag[ntags] = cpu_to_le16(i);
  443. ntags++;
  444. }
  445. }
  446. be_cmd_vlan_config(&adapter->ctrl, adapter->if_handle,
  447. vtag, ntags, 1, 0);
  448. } else {
  449. be_cmd_vlan_config(&adapter->ctrl, adapter->if_handle,
  450. NULL, 0, 1, 1);
  451. }
  452. }
  453. static void be_vlan_register(struct net_device *netdev, struct vlan_group *grp)
  454. {
  455. struct be_adapter *adapter = netdev_priv(netdev);
  456. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  457. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  458. struct be_ctrl_info *ctrl = &adapter->ctrl;
  459. be_eq_notify(ctrl, rx_eq->q.id, false, false, 0);
  460. be_eq_notify(ctrl, tx_eq->q.id, false, false, 0);
  461. adapter->vlan_grp = grp;
  462. be_eq_notify(ctrl, rx_eq->q.id, true, false, 0);
  463. be_eq_notify(ctrl, tx_eq->q.id, true, false, 0);
  464. }
  465. static void be_vlan_add_vid(struct net_device *netdev, u16 vid)
  466. {
  467. struct be_adapter *adapter = netdev_priv(netdev);
  468. adapter->num_vlans++;
  469. adapter->vlan_tag[vid] = 1;
  470. be_vid_config(netdev);
  471. }
  472. static void be_vlan_rem_vid(struct net_device *netdev, u16 vid)
  473. {
  474. struct be_adapter *adapter = netdev_priv(netdev);
  475. adapter->num_vlans--;
  476. adapter->vlan_tag[vid] = 0;
  477. vlan_group_set_device(adapter->vlan_grp, vid, NULL);
  478. be_vid_config(netdev);
  479. }
  480. static void be_set_multicast_filter(struct net_device *netdev)
  481. {
  482. struct be_adapter *adapter = netdev_priv(netdev);
  483. struct dev_mc_list *mc_ptr;
  484. u8 mac_addr[32][ETH_ALEN];
  485. int i = 0;
  486. if (netdev->flags & IFF_ALLMULTI) {
  487. /* set BE in Multicast promiscuous */
  488. be_cmd_mcast_mac_set(&adapter->ctrl,
  489. adapter->if_handle, NULL, 0, true);
  490. return;
  491. }
  492. for (mc_ptr = netdev->mc_list; mc_ptr; mc_ptr = mc_ptr->next) {
  493. memcpy(&mac_addr[i][0], mc_ptr->dmi_addr, ETH_ALEN);
  494. if (++i >= 32) {
  495. be_cmd_mcast_mac_set(&adapter->ctrl,
  496. adapter->if_handle, &mac_addr[0][0], i, false);
  497. i = 0;
  498. }
  499. }
  500. if (i) {
  501. /* reset the promiscuous mode also. */
  502. be_cmd_mcast_mac_set(&adapter->ctrl,
  503. adapter->if_handle, &mac_addr[0][0], i, false);
  504. }
  505. }
  506. static void be_set_multicast_list(struct net_device *netdev)
  507. {
  508. struct be_adapter *adapter = netdev_priv(netdev);
  509. if (netdev->flags & IFF_PROMISC) {
  510. be_cmd_promiscuous_config(&adapter->ctrl, adapter->port_num, 1);
  511. } else {
  512. be_cmd_promiscuous_config(&adapter->ctrl, adapter->port_num, 0);
  513. be_set_multicast_filter(netdev);
  514. }
  515. }
  516. static void be_rx_rate_update(struct be_adapter *adapter)
  517. {
  518. struct be_drvr_stats *stats = drvr_stats(adapter);
  519. ulong now = jiffies;
  520. /* Wrapped around */
  521. if (time_before(now, stats->be_rx_jiffies)) {
  522. stats->be_rx_jiffies = now;
  523. return;
  524. }
  525. /* Update the rate once in two seconds */
  526. if ((now - stats->be_rx_jiffies) < 2 * HZ)
  527. return;
  528. stats->be_rx_rate = be_calc_rate(stats->be_rx_bytes
  529. - stats->be_rx_bytes_prev,
  530. now - stats->be_rx_jiffies);
  531. stats->be_rx_jiffies = now;
  532. stats->be_rx_bytes_prev = stats->be_rx_bytes;
  533. }
  534. static void be_rx_stats_update(struct be_adapter *adapter,
  535. u32 pktsize, u16 numfrags)
  536. {
  537. struct be_drvr_stats *stats = drvr_stats(adapter);
  538. stats->be_rx_compl++;
  539. stats->be_rx_frags += numfrags;
  540. stats->be_rx_bytes += pktsize;
  541. }
  542. static inline bool do_pkt_csum(struct be_eth_rx_compl *rxcp, bool cso)
  543. {
  544. u8 l4_cksm, ip_version, ipcksm, tcpf = 0, udpf = 0, ipv6_chk;
  545. l4_cksm = AMAP_GET_BITS(struct amap_eth_rx_compl, l4_cksm, rxcp);
  546. ipcksm = AMAP_GET_BITS(struct amap_eth_rx_compl, ipcksm, rxcp);
  547. ip_version = AMAP_GET_BITS(struct amap_eth_rx_compl, ip_version, rxcp);
  548. if (ip_version) {
  549. tcpf = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
  550. udpf = AMAP_GET_BITS(struct amap_eth_rx_compl, udpf, rxcp);
  551. }
  552. ipv6_chk = (ip_version && (tcpf || udpf));
  553. return ((l4_cksm && ipv6_chk && ipcksm) && cso) ? false : true;
  554. }
  555. static struct be_rx_page_info *
  556. get_rx_page_info(struct be_adapter *adapter, u16 frag_idx)
  557. {
  558. struct be_rx_page_info *rx_page_info;
  559. struct be_queue_info *rxq = &adapter->rx_obj.q;
  560. rx_page_info = &adapter->rx_obj.page_info_tbl[frag_idx];
  561. BUG_ON(!rx_page_info->page);
  562. if (rx_page_info->last_page_user)
  563. pci_unmap_page(adapter->pdev, pci_unmap_addr(rx_page_info, bus),
  564. adapter->big_page_size, PCI_DMA_FROMDEVICE);
  565. atomic_dec(&rxq->used);
  566. return rx_page_info;
  567. }
  568. /* Throwaway the data in the Rx completion */
  569. static void be_rx_compl_discard(struct be_adapter *adapter,
  570. struct be_eth_rx_compl *rxcp)
  571. {
  572. struct be_queue_info *rxq = &adapter->rx_obj.q;
  573. struct be_rx_page_info *page_info;
  574. u16 rxq_idx, i, num_rcvd;
  575. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  576. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  577. for (i = 0; i < num_rcvd; i++) {
  578. page_info = get_rx_page_info(adapter, rxq_idx);
  579. put_page(page_info->page);
  580. memset(page_info, 0, sizeof(*page_info));
  581. index_inc(&rxq_idx, rxq->len);
  582. }
  583. }
  584. /*
  585. * skb_fill_rx_data forms a complete skb for an ether frame
  586. * indicated by rxcp.
  587. */
  588. static void skb_fill_rx_data(struct be_adapter *adapter,
  589. struct sk_buff *skb, struct be_eth_rx_compl *rxcp)
  590. {
  591. struct be_queue_info *rxq = &adapter->rx_obj.q;
  592. struct be_rx_page_info *page_info;
  593. u16 rxq_idx, i, num_rcvd;
  594. u32 pktsize, hdr_len, curr_frag_len;
  595. u8 *start;
  596. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  597. pktsize = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
  598. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  599. page_info = get_rx_page_info(adapter, rxq_idx);
  600. start = page_address(page_info->page) + page_info->page_offset;
  601. prefetch(start);
  602. /* Copy data in the first descriptor of this completion */
  603. curr_frag_len = min(pktsize, rx_frag_size);
  604. /* Copy the header portion into skb_data */
  605. hdr_len = min((u32)BE_HDR_LEN, curr_frag_len);
  606. memcpy(skb->data, start, hdr_len);
  607. skb->len = curr_frag_len;
  608. if (curr_frag_len <= BE_HDR_LEN) { /* tiny packet */
  609. /* Complete packet has now been moved to data */
  610. put_page(page_info->page);
  611. skb->data_len = 0;
  612. skb->tail += curr_frag_len;
  613. } else {
  614. skb_shinfo(skb)->nr_frags = 1;
  615. skb_shinfo(skb)->frags[0].page = page_info->page;
  616. skb_shinfo(skb)->frags[0].page_offset =
  617. page_info->page_offset + hdr_len;
  618. skb_shinfo(skb)->frags[0].size = curr_frag_len - hdr_len;
  619. skb->data_len = curr_frag_len - hdr_len;
  620. skb->tail += hdr_len;
  621. }
  622. memset(page_info, 0, sizeof(*page_info));
  623. if (pktsize <= rx_frag_size) {
  624. BUG_ON(num_rcvd != 1);
  625. return;
  626. }
  627. /* More frags present for this completion */
  628. pktsize -= curr_frag_len; /* account for above copied frag */
  629. for (i = 1; i < num_rcvd; i++) {
  630. index_inc(&rxq_idx, rxq->len);
  631. page_info = get_rx_page_info(adapter, rxq_idx);
  632. curr_frag_len = min(pktsize, rx_frag_size);
  633. skb_shinfo(skb)->frags[i].page = page_info->page;
  634. skb_shinfo(skb)->frags[i].page_offset = page_info->page_offset;
  635. skb_shinfo(skb)->frags[i].size = curr_frag_len;
  636. skb->len += curr_frag_len;
  637. skb->data_len += curr_frag_len;
  638. skb_shinfo(skb)->nr_frags++;
  639. pktsize -= curr_frag_len;
  640. memset(page_info, 0, sizeof(*page_info));
  641. }
  642. be_rx_stats_update(adapter, pktsize, num_rcvd);
  643. return;
  644. }
  645. /* Process the RX completion indicated by rxcp when LRO is disabled */
  646. static void be_rx_compl_process(struct be_adapter *adapter,
  647. struct be_eth_rx_compl *rxcp)
  648. {
  649. struct sk_buff *skb;
  650. u32 vtp, vid;
  651. vtp = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
  652. skb = netdev_alloc_skb(adapter->netdev, BE_HDR_LEN + NET_IP_ALIGN);
  653. if (!skb) {
  654. if (net_ratelimit())
  655. dev_warn(&adapter->pdev->dev, "skb alloc failed\n");
  656. be_rx_compl_discard(adapter, rxcp);
  657. return;
  658. }
  659. skb_reserve(skb, NET_IP_ALIGN);
  660. skb_fill_rx_data(adapter, skb, rxcp);
  661. if (do_pkt_csum(rxcp, adapter->rx_csum))
  662. skb->ip_summed = CHECKSUM_NONE;
  663. else
  664. skb->ip_summed = CHECKSUM_UNNECESSARY;
  665. skb->truesize = skb->len + sizeof(struct sk_buff);
  666. skb->protocol = eth_type_trans(skb, adapter->netdev);
  667. skb->dev = adapter->netdev;
  668. if (vtp) {
  669. if (!adapter->vlan_grp || adapter->num_vlans == 0) {
  670. kfree_skb(skb);
  671. return;
  672. }
  673. vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
  674. vid = be16_to_cpu(vid);
  675. vlan_hwaccel_receive_skb(skb, adapter->vlan_grp, vid);
  676. } else {
  677. netif_receive_skb(skb);
  678. }
  679. adapter->netdev->last_rx = jiffies;
  680. return;
  681. }
  682. /* Process the RX completion indicated by rxcp when LRO is enabled */
  683. static void be_rx_compl_process_lro(struct be_adapter *adapter,
  684. struct be_eth_rx_compl *rxcp)
  685. {
  686. struct be_rx_page_info *page_info;
  687. struct skb_frag_struct rx_frags[BE_MAX_FRAGS_PER_FRAME];
  688. struct be_queue_info *rxq = &adapter->rx_obj.q;
  689. u32 num_rcvd, pkt_size, remaining, vlanf, curr_frag_len;
  690. u16 i, rxq_idx = 0, vid;
  691. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  692. pkt_size = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
  693. vlanf = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
  694. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  695. remaining = pkt_size;
  696. for (i = 0; i < num_rcvd; i++) {
  697. page_info = get_rx_page_info(adapter, rxq_idx);
  698. curr_frag_len = min(remaining, rx_frag_size);
  699. rx_frags[i].page = page_info->page;
  700. rx_frags[i].page_offset = page_info->page_offset;
  701. rx_frags[i].size = curr_frag_len;
  702. remaining -= curr_frag_len;
  703. index_inc(&rxq_idx, rxq->len);
  704. memset(page_info, 0, sizeof(*page_info));
  705. }
  706. if (likely(!vlanf)) {
  707. lro_receive_frags(&adapter->rx_obj.lro_mgr, rx_frags, pkt_size,
  708. pkt_size, NULL, 0);
  709. } else {
  710. vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
  711. vid = be16_to_cpu(vid);
  712. if (!adapter->vlan_grp || adapter->num_vlans == 0)
  713. return;
  714. lro_vlan_hwaccel_receive_frags(&adapter->rx_obj.lro_mgr,
  715. rx_frags, pkt_size, pkt_size, adapter->vlan_grp,
  716. vid, NULL, 0);
  717. }
  718. be_rx_stats_update(adapter, pkt_size, num_rcvd);
  719. return;
  720. }
  721. static struct be_eth_rx_compl *be_rx_compl_get(struct be_adapter *adapter)
  722. {
  723. struct be_eth_rx_compl *rxcp = queue_tail_node(&adapter->rx_obj.cq);
  724. if (rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] == 0)
  725. return NULL;
  726. be_dws_le_to_cpu(rxcp, sizeof(*rxcp));
  727. rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] = 0;
  728. queue_tail_inc(&adapter->rx_obj.cq);
  729. return rxcp;
  730. }
  731. static inline struct page *be_alloc_pages(u32 size)
  732. {
  733. gfp_t alloc_flags = GFP_ATOMIC;
  734. u32 order = get_order(size);
  735. if (order > 0)
  736. alloc_flags |= __GFP_COMP;
  737. return alloc_pages(alloc_flags, order);
  738. }
  739. /*
  740. * Allocate a page, split it to fragments of size rx_frag_size and post as
  741. * receive buffers to BE
  742. */
  743. static void be_post_rx_frags(struct be_adapter *adapter)
  744. {
  745. struct be_rx_page_info *page_info_tbl = adapter->rx_obj.page_info_tbl;
  746. struct be_rx_page_info *page_info = NULL;
  747. struct be_queue_info *rxq = &adapter->rx_obj.q;
  748. struct page *pagep = NULL;
  749. struct be_eth_rx_d *rxd;
  750. u64 page_dmaaddr = 0, frag_dmaaddr;
  751. u32 posted, page_offset = 0;
  752. page_info = &page_info_tbl[rxq->head];
  753. for (posted = 0; posted < MAX_RX_POST && !page_info->page; posted++) {
  754. if (!pagep) {
  755. pagep = be_alloc_pages(adapter->big_page_size);
  756. if (unlikely(!pagep)) {
  757. drvr_stats(adapter)->be_ethrx_post_fail++;
  758. break;
  759. }
  760. page_dmaaddr = pci_map_page(adapter->pdev, pagep, 0,
  761. adapter->big_page_size,
  762. PCI_DMA_FROMDEVICE);
  763. page_info->page_offset = 0;
  764. } else {
  765. get_page(pagep);
  766. page_info->page_offset = page_offset + rx_frag_size;
  767. }
  768. page_offset = page_info->page_offset;
  769. page_info->page = pagep;
  770. pci_unmap_addr_set(page_info, bus, page_dmaaddr);
  771. frag_dmaaddr = page_dmaaddr + page_info->page_offset;
  772. rxd = queue_head_node(rxq);
  773. rxd->fragpa_lo = cpu_to_le32(frag_dmaaddr & 0xFFFFFFFF);
  774. rxd->fragpa_hi = cpu_to_le32(upper_32_bits(frag_dmaaddr));
  775. queue_head_inc(rxq);
  776. /* Any space left in the current big page for another frag? */
  777. if ((page_offset + rx_frag_size + rx_frag_size) >
  778. adapter->big_page_size) {
  779. pagep = NULL;
  780. page_info->last_page_user = true;
  781. }
  782. page_info = &page_info_tbl[rxq->head];
  783. }
  784. if (pagep)
  785. page_info->last_page_user = true;
  786. if (posted) {
  787. atomic_add(posted, &rxq->used);
  788. be_rxq_notify(&adapter->ctrl, rxq->id, posted);
  789. } else if (atomic_read(&rxq->used) == 0) {
  790. /* Let be_worker replenish when memory is available */
  791. adapter->rx_post_starved = true;
  792. }
  793. return;
  794. }
  795. static struct be_eth_tx_compl *
  796. be_tx_compl_get(struct be_adapter *adapter)
  797. {
  798. struct be_queue_info *tx_cq = &adapter->tx_obj.cq;
  799. struct be_eth_tx_compl *txcp = queue_tail_node(tx_cq);
  800. if (txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] == 0)
  801. return NULL;
  802. be_dws_le_to_cpu(txcp, sizeof(*txcp));
  803. txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] = 0;
  804. queue_tail_inc(tx_cq);
  805. return txcp;
  806. }
  807. static void be_tx_compl_process(struct be_adapter *adapter, u16 last_index)
  808. {
  809. struct be_queue_info *txq = &adapter->tx_obj.q;
  810. struct be_eth_wrb *wrb;
  811. struct sk_buff **sent_skbs = adapter->tx_obj.sent_skb_list;
  812. struct sk_buff *sent_skb;
  813. u64 busaddr;
  814. u16 cur_index, num_wrbs = 0;
  815. cur_index = txq->tail;
  816. sent_skb = sent_skbs[cur_index];
  817. BUG_ON(!sent_skb);
  818. sent_skbs[cur_index] = NULL;
  819. do {
  820. cur_index = txq->tail;
  821. wrb = queue_tail_node(txq);
  822. be_dws_le_to_cpu(wrb, sizeof(*wrb));
  823. busaddr = ((u64)wrb->frag_pa_hi << 32) | (u64)wrb->frag_pa_lo;
  824. if (busaddr != 0) {
  825. pci_unmap_single(adapter->pdev, busaddr,
  826. wrb->frag_len, PCI_DMA_TODEVICE);
  827. }
  828. num_wrbs++;
  829. queue_tail_inc(txq);
  830. } while (cur_index != last_index);
  831. atomic_sub(num_wrbs, &txq->used);
  832. kfree_skb(sent_skb);
  833. }
  834. static void be_rx_q_clean(struct be_adapter *adapter)
  835. {
  836. struct be_rx_page_info *page_info;
  837. struct be_queue_info *rxq = &adapter->rx_obj.q;
  838. struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
  839. struct be_eth_rx_compl *rxcp;
  840. u16 tail;
  841. /* First cleanup pending rx completions */
  842. while ((rxcp = be_rx_compl_get(adapter)) != NULL) {
  843. be_rx_compl_discard(adapter, rxcp);
  844. be_cq_notify(&adapter->ctrl, rx_cq->id, true, 1);
  845. }
  846. /* Then free posted rx buffer that were not used */
  847. tail = (rxq->head + rxq->len - atomic_read(&rxq->used)) % rxq->len;
  848. for (; tail != rxq->head; index_inc(&tail, rxq->len)) {
  849. page_info = get_rx_page_info(adapter, tail);
  850. put_page(page_info->page);
  851. memset(page_info, 0, sizeof(*page_info));
  852. }
  853. BUG_ON(atomic_read(&rxq->used));
  854. }
  855. static void be_tx_q_clean(struct be_adapter *adapter)
  856. {
  857. struct sk_buff **sent_skbs = adapter->tx_obj.sent_skb_list;
  858. struct sk_buff *sent_skb;
  859. struct be_queue_info *txq = &adapter->tx_obj.q;
  860. u16 last_index;
  861. bool dummy_wrb;
  862. while (atomic_read(&txq->used)) {
  863. sent_skb = sent_skbs[txq->tail];
  864. last_index = txq->tail;
  865. index_adv(&last_index,
  866. wrb_cnt_for_skb(sent_skb, &dummy_wrb) - 1, txq->len);
  867. be_tx_compl_process(adapter, last_index);
  868. }
  869. }
  870. static void be_tx_queues_destroy(struct be_adapter *adapter)
  871. {
  872. struct be_queue_info *q;
  873. q = &adapter->tx_obj.q;
  874. if (q->created)
  875. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_TXQ);
  876. be_queue_free(adapter, q);
  877. q = &adapter->tx_obj.cq;
  878. if (q->created)
  879. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_CQ);
  880. be_queue_free(adapter, q);
  881. /* No more tx completions can be rcvd now; clean up if there are
  882. * any pending completions or pending tx requests */
  883. be_tx_q_clean(adapter);
  884. q = &adapter->tx_eq.q;
  885. if (q->created)
  886. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_EQ);
  887. be_queue_free(adapter, q);
  888. }
  889. static int be_tx_queues_create(struct be_adapter *adapter)
  890. {
  891. struct be_queue_info *eq, *q, *cq;
  892. adapter->tx_eq.max_eqd = 0;
  893. adapter->tx_eq.min_eqd = 0;
  894. adapter->tx_eq.cur_eqd = 96;
  895. adapter->tx_eq.enable_aic = false;
  896. /* Alloc Tx Event queue */
  897. eq = &adapter->tx_eq.q;
  898. if (be_queue_alloc(adapter, eq, EVNT_Q_LEN, sizeof(struct be_eq_entry)))
  899. return -1;
  900. /* Ask BE to create Tx Event queue */
  901. if (be_cmd_eq_create(&adapter->ctrl, eq, adapter->tx_eq.cur_eqd))
  902. goto tx_eq_free;
  903. /* Alloc TX eth compl queue */
  904. cq = &adapter->tx_obj.cq;
  905. if (be_queue_alloc(adapter, cq, TX_CQ_LEN,
  906. sizeof(struct be_eth_tx_compl)))
  907. goto tx_eq_destroy;
  908. /* Ask BE to create Tx eth compl queue */
  909. if (be_cmd_cq_create(&adapter->ctrl, cq, eq, false, false, 3))
  910. goto tx_cq_free;
  911. /* Alloc TX eth queue */
  912. q = &adapter->tx_obj.q;
  913. if (be_queue_alloc(adapter, q, TX_Q_LEN, sizeof(struct be_eth_wrb)))
  914. goto tx_cq_destroy;
  915. /* Ask BE to create Tx eth queue */
  916. if (be_cmd_txq_create(&adapter->ctrl, q, cq))
  917. goto tx_q_free;
  918. return 0;
  919. tx_q_free:
  920. be_queue_free(adapter, q);
  921. tx_cq_destroy:
  922. be_cmd_q_destroy(&adapter->ctrl, cq, QTYPE_CQ);
  923. tx_cq_free:
  924. be_queue_free(adapter, cq);
  925. tx_eq_destroy:
  926. be_cmd_q_destroy(&adapter->ctrl, eq, QTYPE_EQ);
  927. tx_eq_free:
  928. be_queue_free(adapter, eq);
  929. return -1;
  930. }
  931. static void be_rx_queues_destroy(struct be_adapter *adapter)
  932. {
  933. struct be_queue_info *q;
  934. q = &adapter->rx_obj.q;
  935. if (q->created) {
  936. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_RXQ);
  937. be_rx_q_clean(adapter);
  938. }
  939. be_queue_free(adapter, q);
  940. q = &adapter->rx_obj.cq;
  941. if (q->created)
  942. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_CQ);
  943. be_queue_free(adapter, q);
  944. q = &adapter->rx_eq.q;
  945. if (q->created)
  946. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_EQ);
  947. be_queue_free(adapter, q);
  948. }
  949. static int be_rx_queues_create(struct be_adapter *adapter)
  950. {
  951. struct be_queue_info *eq, *q, *cq;
  952. int rc;
  953. adapter->max_rx_coal = BE_MAX_FRAGS_PER_FRAME;
  954. adapter->big_page_size = (1 << get_order(rx_frag_size)) * PAGE_SIZE;
  955. adapter->rx_eq.max_eqd = BE_MAX_EQD;
  956. adapter->rx_eq.min_eqd = 0;
  957. adapter->rx_eq.cur_eqd = 0;
  958. adapter->rx_eq.enable_aic = true;
  959. /* Alloc Rx Event queue */
  960. eq = &adapter->rx_eq.q;
  961. rc = be_queue_alloc(adapter, eq, EVNT_Q_LEN,
  962. sizeof(struct be_eq_entry));
  963. if (rc)
  964. return rc;
  965. /* Ask BE to create Rx Event queue */
  966. rc = be_cmd_eq_create(&adapter->ctrl, eq, adapter->rx_eq.cur_eqd);
  967. if (rc)
  968. goto rx_eq_free;
  969. /* Alloc RX eth compl queue */
  970. cq = &adapter->rx_obj.cq;
  971. rc = be_queue_alloc(adapter, cq, RX_CQ_LEN,
  972. sizeof(struct be_eth_rx_compl));
  973. if (rc)
  974. goto rx_eq_destroy;
  975. /* Ask BE to create Rx eth compl queue */
  976. rc = be_cmd_cq_create(&adapter->ctrl, cq, eq, false, false, 3);
  977. if (rc)
  978. goto rx_cq_free;
  979. /* Alloc RX eth queue */
  980. q = &adapter->rx_obj.q;
  981. rc = be_queue_alloc(adapter, q, RX_Q_LEN, sizeof(struct be_eth_rx_d));
  982. if (rc)
  983. goto rx_cq_destroy;
  984. /* Ask BE to create Rx eth queue */
  985. rc = be_cmd_rxq_create(&adapter->ctrl, q, cq->id, rx_frag_size,
  986. BE_MAX_JUMBO_FRAME_SIZE, adapter->if_handle, false);
  987. if (rc)
  988. goto rx_q_free;
  989. return 0;
  990. rx_q_free:
  991. be_queue_free(adapter, q);
  992. rx_cq_destroy:
  993. be_cmd_q_destroy(&adapter->ctrl, cq, QTYPE_CQ);
  994. rx_cq_free:
  995. be_queue_free(adapter, cq);
  996. rx_eq_destroy:
  997. be_cmd_q_destroy(&adapter->ctrl, eq, QTYPE_EQ);
  998. rx_eq_free:
  999. be_queue_free(adapter, eq);
  1000. return rc;
  1001. }
  1002. static bool event_get(struct be_eq_obj *eq_obj, u16 *rid)
  1003. {
  1004. struct be_eq_entry *entry = queue_tail_node(&eq_obj->q);
  1005. u32 evt = entry->evt;
  1006. if (!evt)
  1007. return false;
  1008. evt = le32_to_cpu(evt);
  1009. *rid = (evt >> EQ_ENTRY_RES_ID_SHIFT) & EQ_ENTRY_RES_ID_MASK;
  1010. entry->evt = 0;
  1011. queue_tail_inc(&eq_obj->q);
  1012. return true;
  1013. }
  1014. static int event_handle(struct be_ctrl_info *ctrl,
  1015. struct be_eq_obj *eq_obj)
  1016. {
  1017. u16 rid = 0, num = 0;
  1018. while (event_get(eq_obj, &rid))
  1019. num++;
  1020. /* We can see an interrupt and no event */
  1021. be_eq_notify(ctrl, eq_obj->q.id, true, true, num);
  1022. if (num)
  1023. napi_schedule(&eq_obj->napi);
  1024. return num;
  1025. }
  1026. static irqreturn_t be_intx(int irq, void *dev)
  1027. {
  1028. struct be_adapter *adapter = dev;
  1029. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1030. int rx, tx;
  1031. tx = event_handle(ctrl, &adapter->tx_eq);
  1032. rx = event_handle(ctrl, &adapter->rx_eq);
  1033. if (rx || tx)
  1034. return IRQ_HANDLED;
  1035. else
  1036. return IRQ_NONE;
  1037. }
  1038. static irqreturn_t be_msix_rx(int irq, void *dev)
  1039. {
  1040. struct be_adapter *adapter = dev;
  1041. event_handle(&adapter->ctrl, &adapter->rx_eq);
  1042. return IRQ_HANDLED;
  1043. }
  1044. static irqreturn_t be_msix_tx(int irq, void *dev)
  1045. {
  1046. struct be_adapter *adapter = dev;
  1047. event_handle(&adapter->ctrl, &adapter->tx_eq);
  1048. return IRQ_HANDLED;
  1049. }
  1050. static inline bool do_lro(struct be_adapter *adapter,
  1051. struct be_eth_rx_compl *rxcp)
  1052. {
  1053. int err = AMAP_GET_BITS(struct amap_eth_rx_compl, err, rxcp);
  1054. int tcp_frame = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
  1055. if (err)
  1056. drvr_stats(adapter)->be_rxcp_err++;
  1057. return (!tcp_frame || err || (adapter->max_rx_coal <= 1)) ?
  1058. false : true;
  1059. }
  1060. int be_poll_rx(struct napi_struct *napi, int budget)
  1061. {
  1062. struct be_eq_obj *rx_eq = container_of(napi, struct be_eq_obj, napi);
  1063. struct be_adapter *adapter =
  1064. container_of(rx_eq, struct be_adapter, rx_eq);
  1065. struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
  1066. struct be_eth_rx_compl *rxcp;
  1067. u32 work_done;
  1068. for (work_done = 0; work_done < budget; work_done++) {
  1069. rxcp = be_rx_compl_get(adapter);
  1070. if (!rxcp)
  1071. break;
  1072. if (do_lro(adapter, rxcp))
  1073. be_rx_compl_process_lro(adapter, rxcp);
  1074. else
  1075. be_rx_compl_process(adapter, rxcp);
  1076. }
  1077. lro_flush_all(&adapter->rx_obj.lro_mgr);
  1078. /* Refill the queue */
  1079. if (atomic_read(&adapter->rx_obj.q.used) < RX_FRAGS_REFILL_WM)
  1080. be_post_rx_frags(adapter);
  1081. /* All consumed */
  1082. if (work_done < budget) {
  1083. napi_complete(napi);
  1084. be_cq_notify(&adapter->ctrl, rx_cq->id, true, work_done);
  1085. } else {
  1086. /* More to be consumed; continue with interrupts disabled */
  1087. be_cq_notify(&adapter->ctrl, rx_cq->id, false, work_done);
  1088. }
  1089. return work_done;
  1090. }
  1091. /* For TX we don't honour budget; consume everything */
  1092. int be_poll_tx(struct napi_struct *napi, int budget)
  1093. {
  1094. struct be_eq_obj *tx_eq = container_of(napi, struct be_eq_obj, napi);
  1095. struct be_adapter *adapter =
  1096. container_of(tx_eq, struct be_adapter, tx_eq);
  1097. struct be_tx_obj *tx_obj = &adapter->tx_obj;
  1098. struct be_queue_info *tx_cq = &tx_obj->cq;
  1099. struct be_queue_info *txq = &tx_obj->q;
  1100. struct be_eth_tx_compl *txcp;
  1101. u32 num_cmpl = 0;
  1102. u16 end_idx;
  1103. while ((txcp = be_tx_compl_get(adapter))) {
  1104. end_idx = AMAP_GET_BITS(struct amap_eth_tx_compl,
  1105. wrb_index, txcp);
  1106. be_tx_compl_process(adapter, end_idx);
  1107. num_cmpl++;
  1108. }
  1109. /* As Tx wrbs have been freed up, wake up netdev queue if
  1110. * it was stopped due to lack of tx wrbs.
  1111. */
  1112. if (netif_queue_stopped(adapter->netdev) &&
  1113. atomic_read(&txq->used) < txq->len / 2) {
  1114. netif_wake_queue(adapter->netdev);
  1115. }
  1116. napi_complete(napi);
  1117. be_cq_notify(&adapter->ctrl, tx_cq->id, true, num_cmpl);
  1118. drvr_stats(adapter)->be_tx_events++;
  1119. drvr_stats(adapter)->be_tx_compl += num_cmpl;
  1120. return 1;
  1121. }
  1122. static void be_worker(struct work_struct *work)
  1123. {
  1124. struct be_adapter *adapter =
  1125. container_of(work, struct be_adapter, work.work);
  1126. int status;
  1127. /* Check link */
  1128. be_link_status_update(adapter);
  1129. /* Get Stats */
  1130. status = be_cmd_get_stats(&adapter->ctrl, &adapter->stats.cmd);
  1131. if (!status)
  1132. netdev_stats_update(adapter);
  1133. /* Set EQ delay */
  1134. be_rx_eqd_update(adapter);
  1135. be_tx_rate_update(adapter);
  1136. be_rx_rate_update(adapter);
  1137. if (adapter->rx_post_starved) {
  1138. adapter->rx_post_starved = false;
  1139. be_post_rx_frags(adapter);
  1140. }
  1141. schedule_delayed_work(&adapter->work, msecs_to_jiffies(1000));
  1142. }
  1143. static void be_msix_enable(struct be_adapter *adapter)
  1144. {
  1145. int i, status;
  1146. for (i = 0; i < BE_NUM_MSIX_VECTORS; i++)
  1147. adapter->msix_entries[i].entry = i;
  1148. status = pci_enable_msix(adapter->pdev, adapter->msix_entries,
  1149. BE_NUM_MSIX_VECTORS);
  1150. if (status == 0)
  1151. adapter->msix_enabled = true;
  1152. return;
  1153. }
  1154. static inline int be_msix_vec_get(struct be_adapter *adapter, u32 eq_id)
  1155. {
  1156. return adapter->msix_entries[eq_id -
  1157. 8 * adapter->ctrl.pci_func].vector;
  1158. }
  1159. static int be_msix_register(struct be_adapter *adapter)
  1160. {
  1161. struct net_device *netdev = adapter->netdev;
  1162. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1163. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1164. int status, vec;
  1165. sprintf(tx_eq->desc, "%s-tx", netdev->name);
  1166. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1167. status = request_irq(vec, be_msix_tx, 0, tx_eq->desc, adapter);
  1168. if (status)
  1169. goto err;
  1170. sprintf(rx_eq->desc, "%s-rx", netdev->name);
  1171. vec = be_msix_vec_get(adapter, rx_eq->q.id);
  1172. status = request_irq(vec, be_msix_rx, 0, rx_eq->desc, adapter);
  1173. if (status) { /* Free TX IRQ */
  1174. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1175. free_irq(vec, adapter);
  1176. goto err;
  1177. }
  1178. return 0;
  1179. err:
  1180. dev_warn(&adapter->pdev->dev,
  1181. "MSIX Request IRQ failed - err %d\n", status);
  1182. pci_disable_msix(adapter->pdev);
  1183. adapter->msix_enabled = false;
  1184. return status;
  1185. }
  1186. static int be_irq_register(struct be_adapter *adapter)
  1187. {
  1188. struct net_device *netdev = adapter->netdev;
  1189. int status;
  1190. if (adapter->msix_enabled) {
  1191. status = be_msix_register(adapter);
  1192. if (status == 0)
  1193. goto done;
  1194. }
  1195. /* INTx */
  1196. netdev->irq = adapter->pdev->irq;
  1197. status = request_irq(netdev->irq, be_intx, IRQF_SHARED, netdev->name,
  1198. adapter);
  1199. if (status) {
  1200. dev_err(&adapter->pdev->dev,
  1201. "INTx request IRQ failed - err %d\n", status);
  1202. return status;
  1203. }
  1204. done:
  1205. adapter->isr_registered = true;
  1206. return 0;
  1207. }
  1208. static void be_irq_unregister(struct be_adapter *adapter)
  1209. {
  1210. struct net_device *netdev = adapter->netdev;
  1211. int vec;
  1212. if (!adapter->isr_registered)
  1213. return;
  1214. /* INTx */
  1215. if (!adapter->msix_enabled) {
  1216. free_irq(netdev->irq, adapter);
  1217. goto done;
  1218. }
  1219. /* MSIx */
  1220. vec = be_msix_vec_get(adapter, adapter->tx_eq.q.id);
  1221. free_irq(vec, adapter);
  1222. vec = be_msix_vec_get(adapter, adapter->rx_eq.q.id);
  1223. free_irq(vec, adapter);
  1224. done:
  1225. adapter->isr_registered = false;
  1226. return;
  1227. }
  1228. static int be_open(struct net_device *netdev)
  1229. {
  1230. struct be_adapter *adapter = netdev_priv(netdev);
  1231. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1232. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1233. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1234. u32 if_flags;
  1235. int status;
  1236. if_flags = BE_IF_FLAGS_BROADCAST | BE_IF_FLAGS_PROMISCUOUS |
  1237. BE_IF_FLAGS_MCAST_PROMISCUOUS | BE_IF_FLAGS_UNTAGGED |
  1238. BE_IF_FLAGS_PASS_L3L4_ERRORS;
  1239. status = be_cmd_if_create(ctrl, if_flags, netdev->dev_addr,
  1240. false/* pmac_invalid */, &adapter->if_handle,
  1241. &adapter->pmac_id);
  1242. if (status != 0)
  1243. goto do_none;
  1244. be_vid_config(netdev);
  1245. status = be_cmd_set_flow_control(ctrl, true, true);
  1246. if (status != 0)
  1247. goto if_destroy;
  1248. status = be_tx_queues_create(adapter);
  1249. if (status != 0)
  1250. goto if_destroy;
  1251. status = be_rx_queues_create(adapter);
  1252. if (status != 0)
  1253. goto tx_qs_destroy;
  1254. /* First time posting */
  1255. be_post_rx_frags(adapter);
  1256. napi_enable(&rx_eq->napi);
  1257. napi_enable(&tx_eq->napi);
  1258. be_irq_register(adapter);
  1259. be_intr_set(ctrl, true);
  1260. /* The evt queues are created in the unarmed state; arm them */
  1261. be_eq_notify(ctrl, rx_eq->q.id, true, false, 0);
  1262. be_eq_notify(ctrl, tx_eq->q.id, true, false, 0);
  1263. /* The compl queues are created in the unarmed state; arm them */
  1264. be_cq_notify(ctrl, adapter->rx_obj.cq.id, true, 0);
  1265. be_cq_notify(ctrl, adapter->tx_obj.cq.id, true, 0);
  1266. be_link_status_update(adapter);
  1267. schedule_delayed_work(&adapter->work, msecs_to_jiffies(100));
  1268. return 0;
  1269. tx_qs_destroy:
  1270. be_tx_queues_destroy(adapter);
  1271. if_destroy:
  1272. be_cmd_if_destroy(ctrl, adapter->if_handle);
  1273. do_none:
  1274. return status;
  1275. }
  1276. static int be_close(struct net_device *netdev)
  1277. {
  1278. struct be_adapter *adapter = netdev_priv(netdev);
  1279. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1280. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1281. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1282. int vec;
  1283. cancel_delayed_work(&adapter->work);
  1284. netif_stop_queue(netdev);
  1285. netif_carrier_off(netdev);
  1286. adapter->link.speed = PHY_LINK_SPEED_ZERO;
  1287. be_intr_set(ctrl, false);
  1288. if (adapter->msix_enabled) {
  1289. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1290. synchronize_irq(vec);
  1291. vec = be_msix_vec_get(adapter, rx_eq->q.id);
  1292. synchronize_irq(vec);
  1293. } else {
  1294. synchronize_irq(netdev->irq);
  1295. }
  1296. be_irq_unregister(adapter);
  1297. napi_disable(&rx_eq->napi);
  1298. napi_disable(&tx_eq->napi);
  1299. be_rx_queues_destroy(adapter);
  1300. be_tx_queues_destroy(adapter);
  1301. be_cmd_if_destroy(ctrl, adapter->if_handle);
  1302. return 0;
  1303. }
  1304. static int be_get_frag_header(struct skb_frag_struct *frag, void **mac_hdr,
  1305. void **ip_hdr, void **tcpudp_hdr,
  1306. u64 *hdr_flags, void *priv)
  1307. {
  1308. struct ethhdr *eh;
  1309. struct vlan_ethhdr *veh;
  1310. struct iphdr *iph;
  1311. u8 *va = page_address(frag->page) + frag->page_offset;
  1312. unsigned long ll_hlen;
  1313. prefetch(va);
  1314. eh = (struct ethhdr *)va;
  1315. *mac_hdr = eh;
  1316. ll_hlen = ETH_HLEN;
  1317. if (eh->h_proto != htons(ETH_P_IP)) {
  1318. if (eh->h_proto == htons(ETH_P_8021Q)) {
  1319. veh = (struct vlan_ethhdr *)va;
  1320. if (veh->h_vlan_encapsulated_proto != htons(ETH_P_IP))
  1321. return -1;
  1322. ll_hlen += VLAN_HLEN;
  1323. } else {
  1324. return -1;
  1325. }
  1326. }
  1327. *hdr_flags = LRO_IPV4;
  1328. iph = (struct iphdr *)(va + ll_hlen);
  1329. *ip_hdr = iph;
  1330. if (iph->protocol != IPPROTO_TCP)
  1331. return -1;
  1332. *hdr_flags |= LRO_TCP;
  1333. *tcpudp_hdr = (u8 *) (*ip_hdr) + (iph->ihl << 2);
  1334. return 0;
  1335. }
  1336. static void be_lro_init(struct be_adapter *adapter, struct net_device *netdev)
  1337. {
  1338. struct net_lro_mgr *lro_mgr;
  1339. lro_mgr = &adapter->rx_obj.lro_mgr;
  1340. lro_mgr->dev = netdev;
  1341. lro_mgr->features = LRO_F_NAPI;
  1342. lro_mgr->ip_summed = CHECKSUM_UNNECESSARY;
  1343. lro_mgr->ip_summed_aggr = CHECKSUM_UNNECESSARY;
  1344. lro_mgr->max_desc = BE_MAX_LRO_DESCRIPTORS;
  1345. lro_mgr->lro_arr = adapter->rx_obj.lro_desc;
  1346. lro_mgr->get_frag_header = be_get_frag_header;
  1347. lro_mgr->max_aggr = BE_MAX_FRAGS_PER_FRAME;
  1348. }
  1349. static struct net_device_ops be_netdev_ops = {
  1350. .ndo_open = be_open,
  1351. .ndo_stop = be_close,
  1352. .ndo_start_xmit = be_xmit,
  1353. .ndo_get_stats = be_get_stats,
  1354. .ndo_set_rx_mode = be_set_multicast_list,
  1355. .ndo_set_mac_address = be_mac_addr_set,
  1356. .ndo_change_mtu = be_change_mtu,
  1357. .ndo_validate_addr = eth_validate_addr,
  1358. .ndo_vlan_rx_register = be_vlan_register,
  1359. .ndo_vlan_rx_add_vid = be_vlan_add_vid,
  1360. .ndo_vlan_rx_kill_vid = be_vlan_rem_vid,
  1361. };
  1362. static void be_netdev_init(struct net_device *netdev)
  1363. {
  1364. struct be_adapter *adapter = netdev_priv(netdev);
  1365. netdev->features |= NETIF_F_SG | NETIF_F_HW_VLAN_RX | NETIF_F_TSO |
  1366. NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_FILTER | NETIF_F_IP_CSUM |
  1367. NETIF_F_IPV6_CSUM;
  1368. netdev->flags |= IFF_MULTICAST;
  1369. adapter->rx_csum = true;
  1370. BE_SET_NETDEV_OPS(netdev, &be_netdev_ops);
  1371. SET_ETHTOOL_OPS(netdev, &be_ethtool_ops);
  1372. be_lro_init(adapter, netdev);
  1373. netif_napi_add(netdev, &adapter->rx_eq.napi, be_poll_rx,
  1374. BE_NAPI_WEIGHT);
  1375. netif_napi_add(netdev, &adapter->tx_eq.napi, be_poll_tx,
  1376. BE_NAPI_WEIGHT);
  1377. netif_carrier_off(netdev);
  1378. netif_stop_queue(netdev);
  1379. }
  1380. static void be_unmap_pci_bars(struct be_adapter *adapter)
  1381. {
  1382. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1383. if (ctrl->csr)
  1384. iounmap(ctrl->csr);
  1385. if (ctrl->db)
  1386. iounmap(ctrl->db);
  1387. if (ctrl->pcicfg)
  1388. iounmap(ctrl->pcicfg);
  1389. }
  1390. static int be_map_pci_bars(struct be_adapter *adapter)
  1391. {
  1392. u8 __iomem *addr;
  1393. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 2),
  1394. pci_resource_len(adapter->pdev, 2));
  1395. if (addr == NULL)
  1396. return -ENOMEM;
  1397. adapter->ctrl.csr = addr;
  1398. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 4),
  1399. 128 * 1024);
  1400. if (addr == NULL)
  1401. goto pci_map_err;
  1402. adapter->ctrl.db = addr;
  1403. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 1),
  1404. pci_resource_len(adapter->pdev, 1));
  1405. if (addr == NULL)
  1406. goto pci_map_err;
  1407. adapter->ctrl.pcicfg = addr;
  1408. return 0;
  1409. pci_map_err:
  1410. be_unmap_pci_bars(adapter);
  1411. return -ENOMEM;
  1412. }
  1413. static void be_ctrl_cleanup(struct be_adapter *adapter)
  1414. {
  1415. struct be_dma_mem *mem = &adapter->ctrl.mbox_mem_alloced;
  1416. be_unmap_pci_bars(adapter);
  1417. if (mem->va)
  1418. pci_free_consistent(adapter->pdev, mem->size,
  1419. mem->va, mem->dma);
  1420. }
  1421. /* Initialize the mbox required to send cmds to BE */
  1422. static int be_ctrl_init(struct be_adapter *adapter)
  1423. {
  1424. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1425. struct be_dma_mem *mbox_mem_alloc = &ctrl->mbox_mem_alloced;
  1426. struct be_dma_mem *mbox_mem_align = &ctrl->mbox_mem;
  1427. int status;
  1428. u32 val;
  1429. status = be_map_pci_bars(adapter);
  1430. if (status)
  1431. return status;
  1432. mbox_mem_alloc->size = sizeof(struct be_mcc_mailbox) + 16;
  1433. mbox_mem_alloc->va = pci_alloc_consistent(adapter->pdev,
  1434. mbox_mem_alloc->size, &mbox_mem_alloc->dma);
  1435. if (!mbox_mem_alloc->va) {
  1436. be_unmap_pci_bars(adapter);
  1437. return -1;
  1438. }
  1439. mbox_mem_align->size = sizeof(struct be_mcc_mailbox);
  1440. mbox_mem_align->va = PTR_ALIGN(mbox_mem_alloc->va, 16);
  1441. mbox_mem_align->dma = PTR_ALIGN(mbox_mem_alloc->dma, 16);
  1442. memset(mbox_mem_align->va, 0, sizeof(struct be_mcc_mailbox));
  1443. spin_lock_init(&ctrl->cmd_lock);
  1444. val = ioread32(ctrl->pcicfg + PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET);
  1445. ctrl->pci_func = (val >> MEMBAR_CTRL_INT_CTRL_PFUNC_SHIFT) &
  1446. MEMBAR_CTRL_INT_CTRL_PFUNC_MASK;
  1447. return 0;
  1448. }
  1449. static void be_stats_cleanup(struct be_adapter *adapter)
  1450. {
  1451. struct be_stats_obj *stats = &adapter->stats;
  1452. struct be_dma_mem *cmd = &stats->cmd;
  1453. if (cmd->va)
  1454. pci_free_consistent(adapter->pdev, cmd->size,
  1455. cmd->va, cmd->dma);
  1456. }
  1457. static int be_stats_init(struct be_adapter *adapter)
  1458. {
  1459. struct be_stats_obj *stats = &adapter->stats;
  1460. struct be_dma_mem *cmd = &stats->cmd;
  1461. cmd->size = sizeof(struct be_cmd_req_get_stats);
  1462. cmd->va = pci_alloc_consistent(adapter->pdev, cmd->size, &cmd->dma);
  1463. if (cmd->va == NULL)
  1464. return -1;
  1465. return 0;
  1466. }
  1467. static void __devexit be_remove(struct pci_dev *pdev)
  1468. {
  1469. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1470. if (!adapter)
  1471. return;
  1472. unregister_netdev(adapter->netdev);
  1473. be_stats_cleanup(adapter);
  1474. be_ctrl_cleanup(adapter);
  1475. if (adapter->msix_enabled) {
  1476. pci_disable_msix(adapter->pdev);
  1477. adapter->msix_enabled = false;
  1478. }
  1479. pci_set_drvdata(pdev, NULL);
  1480. pci_release_regions(pdev);
  1481. pci_disable_device(pdev);
  1482. free_netdev(adapter->netdev);
  1483. }
  1484. static int be_hw_up(struct be_adapter *adapter)
  1485. {
  1486. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1487. int status;
  1488. status = be_cmd_POST(ctrl);
  1489. if (status)
  1490. return status;
  1491. status = be_cmd_get_fw_ver(ctrl, adapter->fw_ver);
  1492. if (status)
  1493. return status;
  1494. status = be_cmd_query_fw_cfg(ctrl, &adapter->port_num);
  1495. return status;
  1496. }
  1497. static int __devinit be_probe(struct pci_dev *pdev,
  1498. const struct pci_device_id *pdev_id)
  1499. {
  1500. int status = 0;
  1501. struct be_adapter *adapter;
  1502. struct net_device *netdev;
  1503. struct be_ctrl_info *ctrl;
  1504. u8 mac[ETH_ALEN];
  1505. status = pci_enable_device(pdev);
  1506. if (status)
  1507. goto do_none;
  1508. status = pci_request_regions(pdev, DRV_NAME);
  1509. if (status)
  1510. goto disable_dev;
  1511. pci_set_master(pdev);
  1512. netdev = alloc_etherdev(sizeof(struct be_adapter));
  1513. if (netdev == NULL) {
  1514. status = -ENOMEM;
  1515. goto rel_reg;
  1516. }
  1517. adapter = netdev_priv(netdev);
  1518. adapter->pdev = pdev;
  1519. pci_set_drvdata(pdev, adapter);
  1520. adapter->netdev = netdev;
  1521. be_msix_enable(adapter);
  1522. status = pci_set_dma_mask(pdev, DMA_64BIT_MASK);
  1523. if (!status) {
  1524. netdev->features |= NETIF_F_HIGHDMA;
  1525. } else {
  1526. status = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
  1527. if (status) {
  1528. dev_err(&pdev->dev, "Could not set PCI DMA Mask\n");
  1529. goto free_netdev;
  1530. }
  1531. }
  1532. ctrl = &adapter->ctrl;
  1533. status = be_ctrl_init(adapter);
  1534. if (status)
  1535. goto free_netdev;
  1536. status = be_stats_init(adapter);
  1537. if (status)
  1538. goto ctrl_clean;
  1539. status = be_hw_up(adapter);
  1540. if (status)
  1541. goto stats_clean;
  1542. status = be_cmd_mac_addr_query(ctrl, mac, MAC_ADDRESS_TYPE_NETWORK,
  1543. true /* permanent */, 0);
  1544. if (status)
  1545. goto stats_clean;
  1546. memcpy(netdev->dev_addr, mac, ETH_ALEN);
  1547. INIT_DELAYED_WORK(&adapter->work, be_worker);
  1548. be_netdev_init(netdev);
  1549. SET_NETDEV_DEV(netdev, &adapter->pdev->dev);
  1550. status = register_netdev(netdev);
  1551. if (status != 0)
  1552. goto stats_clean;
  1553. dev_info(&pdev->dev, BE_NAME " port %d\n", adapter->port_num);
  1554. return 0;
  1555. stats_clean:
  1556. be_stats_cleanup(adapter);
  1557. ctrl_clean:
  1558. be_ctrl_cleanup(adapter);
  1559. free_netdev:
  1560. free_netdev(adapter->netdev);
  1561. rel_reg:
  1562. pci_release_regions(pdev);
  1563. disable_dev:
  1564. pci_disable_device(pdev);
  1565. do_none:
  1566. dev_warn(&pdev->dev, BE_NAME " initialization failed\n");
  1567. return status;
  1568. }
  1569. static int be_suspend(struct pci_dev *pdev, pm_message_t state)
  1570. {
  1571. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1572. struct net_device *netdev = adapter->netdev;
  1573. netif_device_detach(netdev);
  1574. if (netif_running(netdev)) {
  1575. rtnl_lock();
  1576. be_close(netdev);
  1577. rtnl_unlock();
  1578. }
  1579. pci_save_state(pdev);
  1580. pci_disable_device(pdev);
  1581. pci_set_power_state(pdev, pci_choose_state(pdev, state));
  1582. return 0;
  1583. }
  1584. static int be_resume(struct pci_dev *pdev)
  1585. {
  1586. int status = 0;
  1587. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1588. struct net_device *netdev = adapter->netdev;
  1589. netif_device_detach(netdev);
  1590. status = pci_enable_device(pdev);
  1591. if (status)
  1592. return status;
  1593. pci_set_power_state(pdev, 0);
  1594. pci_restore_state(pdev);
  1595. if (netif_running(netdev)) {
  1596. rtnl_lock();
  1597. be_open(netdev);
  1598. rtnl_unlock();
  1599. }
  1600. netif_device_attach(netdev);
  1601. return 0;
  1602. }
  1603. static struct pci_driver be_driver = {
  1604. .name = DRV_NAME,
  1605. .id_table = be_dev_ids,
  1606. .probe = be_probe,
  1607. .remove = be_remove,
  1608. .suspend = be_suspend,
  1609. .resume = be_resume
  1610. };
  1611. static int __init be_init_module(void)
  1612. {
  1613. if (rx_frag_size != 8192 && rx_frag_size != 4096
  1614. && rx_frag_size != 2048) {
  1615. printk(KERN_WARNING DRV_NAME
  1616. " : Module param rx_frag_size must be 2048/4096/8192."
  1617. " Using 2048\n");
  1618. rx_frag_size = 2048;
  1619. }
  1620. /* Ensure rx_frag_size is aligned to chache line */
  1621. if (SKB_DATA_ALIGN(rx_frag_size) != rx_frag_size) {
  1622. printk(KERN_WARNING DRV_NAME
  1623. " : Bad module param rx_frag_size. Using 2048\n");
  1624. rx_frag_size = 2048;
  1625. }
  1626. return pci_register_driver(&be_driver);
  1627. }
  1628. module_init(be_init_module);
  1629. static void __exit be_exit_module(void)
  1630. {
  1631. pci_unregister_driver(&be_driver);
  1632. }
  1633. module_exit(be_exit_module);