prcm.c 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161
  1. /*
  2. * linux/arch/arm/mach-omap2/prcm.c
  3. *
  4. * OMAP 24xx Power Reset and Clock Management (PRCM) functions
  5. *
  6. * Copyright (C) 2005 Nokia Corporation
  7. *
  8. * Written by Tony Lindgren <tony.lindgren@nokia.com>
  9. *
  10. * Copyright (C) 2007 Texas Instruments, Inc.
  11. * Rajendra Nayak <rnayak@ti.com>
  12. *
  13. * Some pieces of code Copyright (C) 2005 Texas Instruments, Inc.
  14. * Upgraded with OMAP4 support by Abhijit Pagare <abhijitpagare@ti.com>
  15. *
  16. * This program is free software; you can redistribute it and/or modify
  17. * it under the terms of the GNU General Public License version 2 as
  18. * published by the Free Software Foundation.
  19. */
  20. #include <linux/module.h>
  21. #include <linux/init.h>
  22. #include <linux/clk.h>
  23. #include <linux/io.h>
  24. #include <linux/delay.h>
  25. #include <plat/common.h>
  26. #include <plat/prcm.h>
  27. #include <plat/irqs.h>
  28. #include "clock.h"
  29. #include "clock2xxx.h"
  30. #include "cm2xxx_3xxx.h"
  31. #include "cm44xx.h"
  32. #include "prm2xxx_3xxx.h"
  33. #include "prm44xx.h"
  34. #include "prm-regbits-24xx.h"
  35. #include "prm-regbits-44xx.h"
  36. #include "control.h"
  37. void __iomem *prm_base;
  38. void __iomem *cm_base;
  39. void __iomem *cm2_base;
  40. #define MAX_MODULE_ENABLE_WAIT 100000
  41. u32 omap_prcm_get_reset_sources(void)
  42. {
  43. /* XXX This presumably needs modification for 34XX */
  44. if (cpu_is_omap24xx() || cpu_is_omap34xx())
  45. return prm_read_mod_reg(WKUP_MOD, OMAP2_RM_RSTST) & 0x7f;
  46. if (cpu_is_omap44xx())
  47. return prm_read_mod_reg(WKUP_MOD, OMAP4_RM_RSTST) & 0x7f;
  48. return 0;
  49. }
  50. EXPORT_SYMBOL(omap_prcm_get_reset_sources);
  51. /* Resets clock rates and reboots the system. Only called from system.h */
  52. void omap_prcm_arch_reset(char mode, const char *cmd)
  53. {
  54. s16 prcm_offs = 0;
  55. if (cpu_is_omap24xx()) {
  56. omap2xxx_clk_prepare_for_reboot();
  57. prcm_offs = WKUP_MOD;
  58. } else if (cpu_is_omap34xx()) {
  59. prcm_offs = OMAP3430_GR_MOD;
  60. omap3_ctrl_write_boot_mode((cmd ? (u8)*cmd : 0));
  61. } else if (cpu_is_omap44xx())
  62. prcm_offs = OMAP4430_PRM_DEVICE_INST;
  63. else
  64. WARN_ON(1);
  65. if (cpu_is_omap24xx() || cpu_is_omap34xx())
  66. prm_set_mod_reg_bits(OMAP_RST_DPLL3_MASK, prcm_offs,
  67. OMAP2_RM_RSTCTRL);
  68. if (cpu_is_omap44xx())
  69. prm_set_mod_reg_bits(OMAP4430_RST_GLOBAL_WARM_SW_MASK,
  70. prcm_offs, OMAP4_RM_RSTCTRL);
  71. }
  72. /* Read a PRM register, AND it, and shift the result down to bit 0 */
  73. u32 omap4_prm_read_bits_shift(void __iomem *reg, u32 mask)
  74. {
  75. u32 v;
  76. v = __raw_readl(reg);
  77. v &= mask;
  78. v >>= __ffs(mask);
  79. return v;
  80. }
  81. /* Read-modify-write a register in a PRM module. Caller must lock */
  82. u32 omap4_prm_rmw_reg_bits(u32 mask, u32 bits, void __iomem *reg)
  83. {
  84. u32 v;
  85. v = __raw_readl(reg);
  86. v &= ~mask;
  87. v |= bits;
  88. __raw_writel(v, reg);
  89. return v;
  90. }
  91. /**
  92. * omap2_cm_wait_idlest - wait for IDLEST bit to indicate module readiness
  93. * @reg: physical address of module IDLEST register
  94. * @mask: value to mask against to determine if the module is active
  95. * @idlest: idle state indicator (0 or 1) for the clock
  96. * @name: name of the clock (for printk)
  97. *
  98. * Returns 1 if the module indicated readiness in time, or 0 if it
  99. * failed to enable in roughly MAX_MODULE_ENABLE_WAIT microseconds.
  100. *
  101. * XXX This function is deprecated. It should be removed once the
  102. * hwmod conversion is complete.
  103. */
  104. int omap2_cm_wait_idlest(void __iomem *reg, u32 mask, u8 idlest,
  105. const char *name)
  106. {
  107. int i = 0;
  108. int ena = 0;
  109. if (idlest)
  110. ena = 0;
  111. else
  112. ena = mask;
  113. /* Wait for lock */
  114. omap_test_timeout(((__raw_readl(reg) & mask) == ena),
  115. MAX_MODULE_ENABLE_WAIT, i);
  116. if (i < MAX_MODULE_ENABLE_WAIT)
  117. pr_debug("cm: Module associated with clock %s ready after %d "
  118. "loops\n", name, i);
  119. else
  120. pr_err("cm: Module associated with clock %s didn't enable in "
  121. "%d tries\n", name, MAX_MODULE_ENABLE_WAIT);
  122. return (i < MAX_MODULE_ENABLE_WAIT) ? 1 : 0;
  123. };
  124. void __init omap2_set_globals_prcm(struct omap_globals *omap2_globals)
  125. {
  126. /* Static mapping, never released */
  127. if (omap2_globals->prm) {
  128. prm_base = ioremap(omap2_globals->prm, SZ_8K);
  129. WARN_ON(!prm_base);
  130. }
  131. if (omap2_globals->cm) {
  132. cm_base = ioremap(omap2_globals->cm, SZ_8K);
  133. WARN_ON(!cm_base);
  134. }
  135. if (omap2_globals->cm2) {
  136. cm2_base = ioremap(omap2_globals->cm2, SZ_8K);
  137. WARN_ON(!cm2_base);
  138. }
  139. }