mtip32xx.h 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506
  1. /*
  2. * mtip32xx.h - Header file for the P320 SSD Block Driver
  3. * Copyright (C) 2011 Micron Technology, Inc.
  4. *
  5. * Portions of this code were derived from works subjected to the
  6. * following copyright:
  7. * Copyright (C) 2009 Integrated Device Technology, Inc.
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License as published by
  11. * the Free Software Foundation; either version 2 of the License, or
  12. * (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. */
  20. #ifndef __MTIP32XX_H__
  21. #define __MTIP32XX_H__
  22. #include <linux/spinlock.h>
  23. #include <linux/rwsem.h>
  24. #include <linux/ata.h>
  25. #include <linux/interrupt.h>
  26. #include <linux/genhd.h>
  27. /* Offset of Subsystem Device ID in pci confoguration space */
  28. #define PCI_SUBSYSTEM_DEVICEID 0x2E
  29. /* offset of Device Control register in PCIe extended capabilites space */
  30. #define PCIE_CONFIG_EXT_DEVICE_CONTROL_OFFSET 0x48
  31. /* check for erase mode support during secure erase */
  32. #define MTIP_SEC_ERASE_MODE 0x2
  33. /* # of times to retry timed out/failed IOs */
  34. #define MTIP_MAX_RETRIES 2
  35. /* Various timeout values in ms */
  36. #define MTIP_NCQ_COMMAND_TIMEOUT_MS 5000
  37. #define MTIP_IOCTL_COMMAND_TIMEOUT_MS 5000
  38. #define MTIP_INTERNAL_COMMAND_TIMEOUT_MS 5000
  39. /* check for timeouts every 500ms */
  40. #define MTIP_TIMEOUT_CHECK_PERIOD 500
  41. /* ftl rebuild */
  42. #define MTIP_FTL_REBUILD_OFFSET 142
  43. #define MTIP_FTL_REBUILD_MAGIC 0xED51
  44. #define MTIP_FTL_REBUILD_TIMEOUT_MS 2400000
  45. /* Macro to extract the tag bit number from a tag value. */
  46. #define MTIP_TAG_BIT(tag) (tag & 0x1F)
  47. /*
  48. * Macro to extract the tag index from a tag value. The index
  49. * is used to access the correct s_active/Command Issue register based
  50. * on the tag value.
  51. */
  52. #define MTIP_TAG_INDEX(tag) (tag >> 5)
  53. /*
  54. * Maximum number of scatter gather entries
  55. * a single command may have.
  56. */
  57. #define MTIP_MAX_SG 128
  58. /*
  59. * Maximum number of slot groups (Command Issue & s_active registers)
  60. * NOTE: This is the driver maximum; check dd->slot_groups for actual value.
  61. */
  62. #define MTIP_MAX_SLOT_GROUPS 8
  63. /* Internal command tag. */
  64. #define MTIP_TAG_INTERNAL 0
  65. /* Micron Vendor ID & P320x SSD Device ID */
  66. #define PCI_VENDOR_ID_MICRON 0x1344
  67. #define P320H_DEVICE_ID 0x5150
  68. #define P320M_DEVICE_ID 0x5151
  69. #define P320S_DEVICE_ID 0x5152
  70. #define P325M_DEVICE_ID 0x5153
  71. #define P420H_DEVICE_ID 0x5160
  72. #define P420M_DEVICE_ID 0x5161
  73. #define P425M_DEVICE_ID 0x5163
  74. /* Driver name and version strings */
  75. #define MTIP_DRV_NAME "mtip32xx"
  76. #define MTIP_DRV_VERSION "1.2.6os3"
  77. /* Maximum number of minor device numbers per device. */
  78. #define MTIP_MAX_MINORS 16
  79. /* Maximum number of supported command slots. */
  80. #define MTIP_MAX_COMMAND_SLOTS (MTIP_MAX_SLOT_GROUPS * 32)
  81. /*
  82. * Per-tag bitfield size in longs.
  83. * Linux bit manipulation functions
  84. * (i.e. test_and_set_bit, find_next_zero_bit)
  85. * manipulate memory in longs, so we try to make the math work.
  86. * take the slot groups and find the number of longs, rounding up.
  87. * Careful! i386 and x86_64 use different size longs!
  88. */
  89. #define U32_PER_LONG (sizeof(long) / sizeof(u32))
  90. #define SLOTBITS_IN_LONGS ((MTIP_MAX_SLOT_GROUPS + \
  91. (U32_PER_LONG-1))/U32_PER_LONG)
  92. /* BAR number used to access the HBA registers. */
  93. #define MTIP_ABAR 5
  94. #ifdef DEBUG
  95. #define dbg_printk(format, arg...) \
  96. printk(pr_fmt(format), ##arg);
  97. #else
  98. #define dbg_printk(format, arg...)
  99. #endif
  100. #define MTIP_DFS_MAX_BUF_SIZE 1024
  101. #define __force_bit2int (unsigned int __force)
  102. enum {
  103. /* below are bit numbers in 'flags' defined in mtip_port */
  104. MTIP_PF_IC_ACTIVE_BIT = 0, /* pio/ioctl */
  105. MTIP_PF_EH_ACTIVE_BIT = 1, /* error handling */
  106. MTIP_PF_SE_ACTIVE_BIT = 2, /* secure erase */
  107. MTIP_PF_DM_ACTIVE_BIT = 3, /* download microcde */
  108. MTIP_PF_PAUSE_IO = ((1 << MTIP_PF_IC_ACTIVE_BIT) | \
  109. (1 << MTIP_PF_EH_ACTIVE_BIT) | \
  110. (1 << MTIP_PF_SE_ACTIVE_BIT) | \
  111. (1 << MTIP_PF_DM_ACTIVE_BIT)),
  112. MTIP_PF_SVC_THD_ACTIVE_BIT = 4,
  113. MTIP_PF_ISSUE_CMDS_BIT = 5,
  114. MTIP_PF_REBUILD_BIT = 6,
  115. MTIP_PF_SVC_THD_STOP_BIT = 8,
  116. /* below are bit numbers in 'dd_flag' defined in driver_data */
  117. MTIP_DDF_SEC_LOCK_BIT = 0,
  118. MTIP_DDF_REMOVE_PENDING_BIT = 1,
  119. MTIP_DDF_OVER_TEMP_BIT = 2,
  120. MTIP_DDF_WRITE_PROTECT_BIT = 3,
  121. MTIP_DDF_STOP_IO = ((1 << MTIP_DDF_REMOVE_PENDING_BIT) | \
  122. (1 << MTIP_DDF_SEC_LOCK_BIT) | \
  123. (1 << MTIP_DDF_OVER_TEMP_BIT) | \
  124. (1 << MTIP_DDF_WRITE_PROTECT_BIT)),
  125. MTIP_DDF_CLEANUP_BIT = 5,
  126. MTIP_DDF_RESUME_BIT = 6,
  127. MTIP_DDF_INIT_DONE_BIT = 7,
  128. MTIP_DDF_REBUILD_FAILED_BIT = 8,
  129. };
  130. struct smart_attr {
  131. u8 attr_id;
  132. u16 flags;
  133. u8 cur;
  134. u8 worst;
  135. u32 data;
  136. u8 res[3];
  137. } __packed;
  138. struct mtip_work {
  139. struct work_struct work;
  140. void *port;
  141. int cpu_binding;
  142. u32 completed;
  143. } ____cacheline_aligned_in_smp;
  144. #define DEFINE_HANDLER(group) \
  145. void mtip_workq_sdbf##group(struct work_struct *work) \
  146. { \
  147. struct mtip_work *w = (struct mtip_work *) work; \
  148. mtip_workq_sdbfx(w->port, group, w->completed); \
  149. }
  150. #define MTIP_TRIM_TIMEOUT_MS 240000
  151. #define MTIP_MAX_TRIM_ENTRIES 8
  152. #define MTIP_MAX_TRIM_ENTRY_LEN 0xfff8
  153. struct mtip_trim_entry {
  154. u32 lba; /* starting lba of region */
  155. u16 rsvd; /* unused */
  156. u16 range; /* # of 512b blocks to trim */
  157. } __packed;
  158. struct mtip_trim {
  159. /* Array of regions to trim */
  160. struct mtip_trim_entry entry[MTIP_MAX_TRIM_ENTRIES];
  161. } __packed;
  162. /* Register Frame Information Structure (FIS), host to device. */
  163. struct host_to_dev_fis {
  164. /*
  165. * FIS type.
  166. * - 27h Register FIS, host to device.
  167. * - 34h Register FIS, device to host.
  168. * - 39h DMA Activate FIS, device to host.
  169. * - 41h DMA Setup FIS, bi-directional.
  170. * - 46h Data FIS, bi-directional.
  171. * - 58h BIST Activate FIS, bi-directional.
  172. * - 5Fh PIO Setup FIS, device to host.
  173. * - A1h Set Device Bits FIS, device to host.
  174. */
  175. unsigned char type;
  176. unsigned char opts;
  177. unsigned char command;
  178. unsigned char features;
  179. union {
  180. unsigned char lba_low;
  181. unsigned char sector;
  182. };
  183. union {
  184. unsigned char lba_mid;
  185. unsigned char cyl_low;
  186. };
  187. union {
  188. unsigned char lba_hi;
  189. unsigned char cyl_hi;
  190. };
  191. union {
  192. unsigned char device;
  193. unsigned char head;
  194. };
  195. union {
  196. unsigned char lba_low_ex;
  197. unsigned char sector_ex;
  198. };
  199. union {
  200. unsigned char lba_mid_ex;
  201. unsigned char cyl_low_ex;
  202. };
  203. union {
  204. unsigned char lba_hi_ex;
  205. unsigned char cyl_hi_ex;
  206. };
  207. unsigned char features_ex;
  208. unsigned char sect_count;
  209. unsigned char sect_cnt_ex;
  210. unsigned char res2;
  211. unsigned char control;
  212. unsigned int res3;
  213. };
  214. /* Command header structure. */
  215. struct mtip_cmd_hdr {
  216. /*
  217. * Command options.
  218. * - Bits 31:16 Number of PRD entries.
  219. * - Bits 15:8 Unused in this implementation.
  220. * - Bit 7 Prefetch bit, informs the drive to prefetch PRD entries.
  221. * - Bit 6 Write bit, should be set when writing data to the device.
  222. * - Bit 5 Unused in this implementation.
  223. * - Bits 4:0 Length of the command FIS in DWords (DWord = 4 bytes).
  224. */
  225. unsigned int opts;
  226. /* This field is unsed when using NCQ. */
  227. union {
  228. unsigned int byte_count;
  229. unsigned int status;
  230. };
  231. /*
  232. * Lower 32 bits of the command table address associated with this
  233. * header. The command table addresses must be 128 byte aligned.
  234. */
  235. unsigned int ctba;
  236. /*
  237. * If 64 bit addressing is used this field is the upper 32 bits
  238. * of the command table address associated with this command.
  239. */
  240. unsigned int ctbau;
  241. /* Reserved and unused. */
  242. unsigned int res[4];
  243. };
  244. /* Command scatter gather structure (PRD). */
  245. struct mtip_cmd_sg {
  246. /*
  247. * Low 32 bits of the data buffer address. For P320 this
  248. * address must be 8 byte aligned signified by bits 2:0 being
  249. * set to 0.
  250. */
  251. unsigned int dba;
  252. /*
  253. * When 64 bit addressing is used this field is the upper
  254. * 32 bits of the data buffer address.
  255. */
  256. unsigned int dba_upper;
  257. /* Unused. */
  258. unsigned int reserved;
  259. /*
  260. * Bit 31: interrupt when this data block has been transferred.
  261. * Bits 30..22: reserved
  262. * Bits 21..0: byte count (minus 1). For P320 the byte count must be
  263. * 8 byte aligned signified by bits 2:0 being set to 1.
  264. */
  265. unsigned int info;
  266. };
  267. struct mtip_port;
  268. /* Structure used to describe a command. */
  269. struct mtip_cmd {
  270. struct mtip_cmd_hdr *command_header; /* ptr to command header entry */
  271. dma_addr_t command_header_dma; /* corresponding physical address */
  272. void *command; /* ptr to command table entry */
  273. dma_addr_t command_dma; /* corresponding physical address */
  274. void *comp_data; /* data passed to completion function comp_func() */
  275. /*
  276. * Completion function called by the ISR upon completion of
  277. * a command.
  278. */
  279. void (*comp_func)(struct mtip_port *port,
  280. int tag,
  281. void *data,
  282. int status);
  283. /* Additional callback function that may be called by comp_func() */
  284. void (*async_callback)(void *data, int status);
  285. void *async_data; /* Addl. data passed to async_callback() */
  286. int scatter_ents; /* Number of scatter list entries used */
  287. struct scatterlist sg[MTIP_MAX_SG]; /* Scatter list entries */
  288. int retries; /* The number of retries left for this command. */
  289. int direction; /* Data transfer direction */
  290. unsigned long comp_time; /* command completion time, in jiffies */
  291. atomic_t active; /* declares if this command sent to the drive. */
  292. };
  293. /* Structure used to describe a port. */
  294. struct mtip_port {
  295. /* Pointer back to the driver data for this port. */
  296. struct driver_data *dd;
  297. /*
  298. * Used to determine if the data pointed to by the
  299. * identify field is valid.
  300. */
  301. unsigned long identify_valid;
  302. /* Base address of the memory mapped IO for the port. */
  303. void __iomem *mmio;
  304. /* Array of pointers to the memory mapped s_active registers. */
  305. void __iomem *s_active[MTIP_MAX_SLOT_GROUPS];
  306. /* Array of pointers to the memory mapped completed registers. */
  307. void __iomem *completed[MTIP_MAX_SLOT_GROUPS];
  308. /* Array of pointers to the memory mapped Command Issue registers. */
  309. void __iomem *cmd_issue[MTIP_MAX_SLOT_GROUPS];
  310. /*
  311. * Pointer to the beginning of the command header memory as used
  312. * by the driver.
  313. */
  314. void *command_list;
  315. /*
  316. * Pointer to the beginning of the command header memory as used
  317. * by the DMA.
  318. */
  319. dma_addr_t command_list_dma;
  320. /*
  321. * Pointer to the beginning of the RX FIS memory as used
  322. * by the driver.
  323. */
  324. void *rxfis;
  325. /*
  326. * Pointer to the beginning of the RX FIS memory as used
  327. * by the DMA.
  328. */
  329. dma_addr_t rxfis_dma;
  330. /*
  331. * Pointer to the beginning of the command table memory as used
  332. * by the driver.
  333. */
  334. void *command_table;
  335. /*
  336. * Pointer to the beginning of the command table memory as used
  337. * by the DMA.
  338. */
  339. dma_addr_t command_tbl_dma;
  340. /*
  341. * Pointer to the beginning of the identify data memory as used
  342. * by the driver.
  343. */
  344. u16 *identify;
  345. /*
  346. * Pointer to the beginning of the identify data memory as used
  347. * by the DMA.
  348. */
  349. dma_addr_t identify_dma;
  350. /*
  351. * Pointer to the beginning of a sector buffer that is used
  352. * by the driver when issuing internal commands.
  353. */
  354. u16 *sector_buffer;
  355. /*
  356. * Pointer to the beginning of a sector buffer that is used
  357. * by the DMA when the driver issues internal commands.
  358. */
  359. dma_addr_t sector_buffer_dma;
  360. /*
  361. * Bit significant, used to determine if a command slot has
  362. * been allocated. i.e. the slot is in use. Bits are cleared
  363. * when the command slot and all associated data structures
  364. * are no longer needed.
  365. */
  366. u16 *log_buf;
  367. dma_addr_t log_buf_dma;
  368. u8 *smart_buf;
  369. dma_addr_t smart_buf_dma;
  370. unsigned long allocated[SLOTBITS_IN_LONGS];
  371. /*
  372. * used to queue commands when an internal command is in progress
  373. * or error handling is active
  374. */
  375. unsigned long cmds_to_issue[SLOTBITS_IN_LONGS];
  376. /*
  377. * Array of command slots. Structure includes pointers to the
  378. * command header and command table, and completion function and data
  379. * pointers.
  380. */
  381. struct mtip_cmd commands[MTIP_MAX_COMMAND_SLOTS];
  382. /* Used by mtip_service_thread to wait for an event */
  383. wait_queue_head_t svc_wait;
  384. /*
  385. * indicates the state of the port. Also, helps the service thread
  386. * to determine its action on wake up.
  387. */
  388. unsigned long flags;
  389. /*
  390. * Timer used to complete commands that have been active for too long.
  391. */
  392. struct timer_list cmd_timer;
  393. unsigned long ic_pause_timer;
  394. /*
  395. * Semaphore used to block threads if there are no
  396. * command slots available.
  397. */
  398. struct semaphore cmd_slot;
  399. /* Spinlock for working around command-issue bug. */
  400. spinlock_t cmd_issue_lock[MTIP_MAX_SLOT_GROUPS];
  401. };
  402. /*
  403. * Driver private data structure.
  404. *
  405. * One structure is allocated per probed device.
  406. */
  407. struct driver_data {
  408. void __iomem *mmio; /* Base address of the HBA registers. */
  409. int major; /* Major device number. */
  410. int instance; /* Instance number. First device probed is 0, ... */
  411. struct gendisk *disk; /* Pointer to our gendisk structure. */
  412. struct pci_dev *pdev; /* Pointer to the PCI device structure. */
  413. struct request_queue *queue; /* Our request queue. */
  414. struct mtip_port *port; /* Pointer to the port data structure. */
  415. unsigned product_type; /* magic value declaring the product type */
  416. unsigned slot_groups; /* number of slot groups the product supports */
  417. unsigned long index; /* Index to determine the disk name */
  418. unsigned long dd_flag; /* NOTE: use atomic bit operations on this */
  419. struct task_struct *mtip_svc_handler; /* task_struct of svc thd */
  420. struct dentry *dfs_node;
  421. bool trim_supp; /* flag indicating trim support */
  422. int numa_node; /* NUMA support */
  423. char workq_name[32];
  424. struct workqueue_struct *isr_workq;
  425. struct mtip_work work[MTIP_MAX_SLOT_GROUPS];
  426. atomic_t irq_workers_active;
  427. int isr_binding;
  428. };
  429. #endif