netxen_nic_init.c 38 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570
  1. /*
  2. * Copyright (C) 2003 - 2009 NetXen, Inc.
  3. * Copyright (C) 2009 - QLogic Corporation.
  4. * All rights reserved.
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * as published by the Free Software Foundation; either version 2
  9. * of the License, or (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful, but
  12. * WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place - Suite 330, Boston,
  19. * MA 02111-1307, USA.
  20. *
  21. * The full GNU General Public License is included in this distribution
  22. * in the file called LICENSE.
  23. *
  24. */
  25. #include <linux/netdevice.h>
  26. #include <linux/delay.h>
  27. #include "netxen_nic.h"
  28. #include "netxen_nic_hw.h"
  29. struct crb_addr_pair {
  30. u32 addr;
  31. u32 data;
  32. };
  33. #define NETXEN_MAX_CRB_XFORM 60
  34. static unsigned int crb_addr_xform[NETXEN_MAX_CRB_XFORM];
  35. #define NETXEN_ADDR_ERROR (0xffffffff)
  36. #define crb_addr_transform(name) \
  37. crb_addr_xform[NETXEN_HW_PX_MAP_CRB_##name] = \
  38. NETXEN_HW_CRB_HUB_AGT_ADR_##name << 20
  39. #define NETXEN_NIC_XDMA_RESET 0x8000ff
  40. static void
  41. netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
  42. struct nx_host_rds_ring *rds_ring);
  43. static void crb_addr_transform_setup(void)
  44. {
  45. crb_addr_transform(XDMA);
  46. crb_addr_transform(TIMR);
  47. crb_addr_transform(SRE);
  48. crb_addr_transform(SQN3);
  49. crb_addr_transform(SQN2);
  50. crb_addr_transform(SQN1);
  51. crb_addr_transform(SQN0);
  52. crb_addr_transform(SQS3);
  53. crb_addr_transform(SQS2);
  54. crb_addr_transform(SQS1);
  55. crb_addr_transform(SQS0);
  56. crb_addr_transform(RPMX7);
  57. crb_addr_transform(RPMX6);
  58. crb_addr_transform(RPMX5);
  59. crb_addr_transform(RPMX4);
  60. crb_addr_transform(RPMX3);
  61. crb_addr_transform(RPMX2);
  62. crb_addr_transform(RPMX1);
  63. crb_addr_transform(RPMX0);
  64. crb_addr_transform(ROMUSB);
  65. crb_addr_transform(SN);
  66. crb_addr_transform(QMN);
  67. crb_addr_transform(QMS);
  68. crb_addr_transform(PGNI);
  69. crb_addr_transform(PGND);
  70. crb_addr_transform(PGN3);
  71. crb_addr_transform(PGN2);
  72. crb_addr_transform(PGN1);
  73. crb_addr_transform(PGN0);
  74. crb_addr_transform(PGSI);
  75. crb_addr_transform(PGSD);
  76. crb_addr_transform(PGS3);
  77. crb_addr_transform(PGS2);
  78. crb_addr_transform(PGS1);
  79. crb_addr_transform(PGS0);
  80. crb_addr_transform(PS);
  81. crb_addr_transform(PH);
  82. crb_addr_transform(NIU);
  83. crb_addr_transform(I2Q);
  84. crb_addr_transform(EG);
  85. crb_addr_transform(MN);
  86. crb_addr_transform(MS);
  87. crb_addr_transform(CAS2);
  88. crb_addr_transform(CAS1);
  89. crb_addr_transform(CAS0);
  90. crb_addr_transform(CAM);
  91. crb_addr_transform(C2C1);
  92. crb_addr_transform(C2C0);
  93. crb_addr_transform(SMB);
  94. crb_addr_transform(OCM0);
  95. crb_addr_transform(I2C0);
  96. }
  97. void netxen_release_rx_buffers(struct netxen_adapter *adapter)
  98. {
  99. struct netxen_recv_context *recv_ctx;
  100. struct nx_host_rds_ring *rds_ring;
  101. struct netxen_rx_buffer *rx_buf;
  102. int i, ring;
  103. recv_ctx = &adapter->recv_ctx;
  104. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  105. rds_ring = &recv_ctx->rds_rings[ring];
  106. for (i = 0; i < rds_ring->num_desc; ++i) {
  107. rx_buf = &(rds_ring->rx_buf_arr[i]);
  108. if (rx_buf->state == NETXEN_BUFFER_FREE)
  109. continue;
  110. pci_unmap_single(adapter->pdev,
  111. rx_buf->dma,
  112. rds_ring->dma_size,
  113. PCI_DMA_FROMDEVICE);
  114. if (rx_buf->skb != NULL)
  115. dev_kfree_skb_any(rx_buf->skb);
  116. }
  117. }
  118. }
  119. void netxen_release_tx_buffers(struct netxen_adapter *adapter)
  120. {
  121. struct netxen_cmd_buffer *cmd_buf;
  122. struct netxen_skb_frag *buffrag;
  123. int i, j;
  124. struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
  125. cmd_buf = tx_ring->cmd_buf_arr;
  126. for (i = 0; i < tx_ring->num_desc; i++) {
  127. buffrag = cmd_buf->frag_array;
  128. if (buffrag->dma) {
  129. pci_unmap_single(adapter->pdev, buffrag->dma,
  130. buffrag->length, PCI_DMA_TODEVICE);
  131. buffrag->dma = 0ULL;
  132. }
  133. for (j = 0; j < cmd_buf->frag_count; j++) {
  134. buffrag++;
  135. if (buffrag->dma) {
  136. pci_unmap_page(adapter->pdev, buffrag->dma,
  137. buffrag->length,
  138. PCI_DMA_TODEVICE);
  139. buffrag->dma = 0ULL;
  140. }
  141. }
  142. if (cmd_buf->skb) {
  143. dev_kfree_skb_any(cmd_buf->skb);
  144. cmd_buf->skb = NULL;
  145. }
  146. cmd_buf++;
  147. }
  148. }
  149. void netxen_free_sw_resources(struct netxen_adapter *adapter)
  150. {
  151. struct netxen_recv_context *recv_ctx;
  152. struct nx_host_rds_ring *rds_ring;
  153. struct nx_host_tx_ring *tx_ring;
  154. int ring;
  155. recv_ctx = &adapter->recv_ctx;
  156. if (recv_ctx->rds_rings == NULL)
  157. goto skip_rds;
  158. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  159. rds_ring = &recv_ctx->rds_rings[ring];
  160. vfree(rds_ring->rx_buf_arr);
  161. rds_ring->rx_buf_arr = NULL;
  162. }
  163. kfree(recv_ctx->rds_rings);
  164. skip_rds:
  165. if (adapter->tx_ring == NULL)
  166. return;
  167. tx_ring = adapter->tx_ring;
  168. vfree(tx_ring->cmd_buf_arr);
  169. }
  170. int netxen_alloc_sw_resources(struct netxen_adapter *adapter)
  171. {
  172. struct netxen_recv_context *recv_ctx;
  173. struct nx_host_rds_ring *rds_ring;
  174. struct nx_host_sds_ring *sds_ring;
  175. struct nx_host_tx_ring *tx_ring;
  176. struct netxen_rx_buffer *rx_buf;
  177. int ring, i, size;
  178. struct netxen_cmd_buffer *cmd_buf_arr;
  179. struct net_device *netdev = adapter->netdev;
  180. struct pci_dev *pdev = adapter->pdev;
  181. size = sizeof(struct nx_host_tx_ring);
  182. tx_ring = kzalloc(size, GFP_KERNEL);
  183. if (tx_ring == NULL) {
  184. dev_err(&pdev->dev, "%s: failed to allocate tx ring struct\n",
  185. netdev->name);
  186. return -ENOMEM;
  187. }
  188. adapter->tx_ring = tx_ring;
  189. tx_ring->num_desc = adapter->num_txd;
  190. tx_ring->txq = netdev_get_tx_queue(netdev, 0);
  191. cmd_buf_arr = vmalloc(TX_BUFF_RINGSIZE(tx_ring));
  192. if (cmd_buf_arr == NULL) {
  193. dev_err(&pdev->dev, "%s: failed to allocate cmd buffer ring\n",
  194. netdev->name);
  195. return -ENOMEM;
  196. }
  197. memset(cmd_buf_arr, 0, TX_BUFF_RINGSIZE(tx_ring));
  198. tx_ring->cmd_buf_arr = cmd_buf_arr;
  199. recv_ctx = &adapter->recv_ctx;
  200. size = adapter->max_rds_rings * sizeof (struct nx_host_rds_ring);
  201. rds_ring = kzalloc(size, GFP_KERNEL);
  202. if (rds_ring == NULL) {
  203. dev_err(&pdev->dev, "%s: failed to allocate rds ring struct\n",
  204. netdev->name);
  205. return -ENOMEM;
  206. }
  207. recv_ctx->rds_rings = rds_ring;
  208. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  209. rds_ring = &recv_ctx->rds_rings[ring];
  210. switch (ring) {
  211. case RCV_RING_NORMAL:
  212. rds_ring->num_desc = adapter->num_rxd;
  213. if (adapter->ahw.cut_through) {
  214. rds_ring->dma_size =
  215. NX_CT_DEFAULT_RX_BUF_LEN;
  216. rds_ring->skb_size =
  217. NX_CT_DEFAULT_RX_BUF_LEN;
  218. } else {
  219. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  220. rds_ring->dma_size =
  221. NX_P3_RX_BUF_MAX_LEN;
  222. else
  223. rds_ring->dma_size =
  224. NX_P2_RX_BUF_MAX_LEN;
  225. rds_ring->skb_size =
  226. rds_ring->dma_size + NET_IP_ALIGN;
  227. }
  228. break;
  229. case RCV_RING_JUMBO:
  230. rds_ring->num_desc = adapter->num_jumbo_rxd;
  231. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  232. rds_ring->dma_size =
  233. NX_P3_RX_JUMBO_BUF_MAX_LEN;
  234. else
  235. rds_ring->dma_size =
  236. NX_P2_RX_JUMBO_BUF_MAX_LEN;
  237. if (adapter->capabilities & NX_CAP0_HW_LRO)
  238. rds_ring->dma_size += NX_LRO_BUFFER_EXTRA;
  239. rds_ring->skb_size =
  240. rds_ring->dma_size + NET_IP_ALIGN;
  241. break;
  242. case RCV_RING_LRO:
  243. rds_ring->num_desc = adapter->num_lro_rxd;
  244. rds_ring->dma_size = NX_RX_LRO_BUFFER_LENGTH;
  245. rds_ring->skb_size = rds_ring->dma_size + NET_IP_ALIGN;
  246. break;
  247. }
  248. rds_ring->rx_buf_arr = (struct netxen_rx_buffer *)
  249. vmalloc(RCV_BUFF_RINGSIZE(rds_ring));
  250. if (rds_ring->rx_buf_arr == NULL) {
  251. printk(KERN_ERR "%s: Failed to allocate "
  252. "rx buffer ring %d\n",
  253. netdev->name, ring);
  254. /* free whatever was already allocated */
  255. goto err_out;
  256. }
  257. memset(rds_ring->rx_buf_arr, 0, RCV_BUFF_RINGSIZE(rds_ring));
  258. INIT_LIST_HEAD(&rds_ring->free_list);
  259. /*
  260. * Now go through all of them, set reference handles
  261. * and put them in the queues.
  262. */
  263. rx_buf = rds_ring->rx_buf_arr;
  264. for (i = 0; i < rds_ring->num_desc; i++) {
  265. list_add_tail(&rx_buf->list,
  266. &rds_ring->free_list);
  267. rx_buf->ref_handle = i;
  268. rx_buf->state = NETXEN_BUFFER_FREE;
  269. rx_buf++;
  270. }
  271. spin_lock_init(&rds_ring->lock);
  272. }
  273. for (ring = 0; ring < adapter->max_sds_rings; ring++) {
  274. sds_ring = &recv_ctx->sds_rings[ring];
  275. sds_ring->irq = adapter->msix_entries[ring].vector;
  276. sds_ring->adapter = adapter;
  277. sds_ring->num_desc = adapter->num_rxd;
  278. for (i = 0; i < NUM_RCV_DESC_RINGS; i++)
  279. INIT_LIST_HEAD(&sds_ring->free_list[i]);
  280. }
  281. return 0;
  282. err_out:
  283. netxen_free_sw_resources(adapter);
  284. return -ENOMEM;
  285. }
  286. /*
  287. * netxen_decode_crb_addr(0 - utility to translate from internal Phantom CRB
  288. * address to external PCI CRB address.
  289. */
  290. static u32 netxen_decode_crb_addr(u32 addr)
  291. {
  292. int i;
  293. u32 base_addr, offset, pci_base;
  294. crb_addr_transform_setup();
  295. pci_base = NETXEN_ADDR_ERROR;
  296. base_addr = addr & 0xfff00000;
  297. offset = addr & 0x000fffff;
  298. for (i = 0; i < NETXEN_MAX_CRB_XFORM; i++) {
  299. if (crb_addr_xform[i] == base_addr) {
  300. pci_base = i << 20;
  301. break;
  302. }
  303. }
  304. if (pci_base == NETXEN_ADDR_ERROR)
  305. return pci_base;
  306. else
  307. return (pci_base + offset);
  308. }
  309. #define NETXEN_MAX_ROM_WAIT_USEC 100
  310. static int netxen_wait_rom_done(struct netxen_adapter *adapter)
  311. {
  312. long timeout = 0;
  313. long done = 0;
  314. cond_resched();
  315. while (done == 0) {
  316. done = NXRD32(adapter, NETXEN_ROMUSB_GLB_STATUS);
  317. done &= 2;
  318. if (++timeout >= NETXEN_MAX_ROM_WAIT_USEC) {
  319. dev_err(&adapter->pdev->dev,
  320. "Timeout reached waiting for rom done");
  321. return -EIO;
  322. }
  323. udelay(1);
  324. }
  325. return 0;
  326. }
  327. static int do_rom_fast_read(struct netxen_adapter *adapter,
  328. int addr, int *valp)
  329. {
  330. NXWR32(adapter, NETXEN_ROMUSB_ROM_ADDRESS, addr);
  331. NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  332. NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 3);
  333. NXWR32(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE, 0xb);
  334. if (netxen_wait_rom_done(adapter)) {
  335. printk("Error waiting for rom done\n");
  336. return -EIO;
  337. }
  338. /* reset abyte_cnt and dummy_byte_cnt */
  339. NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  340. udelay(10);
  341. NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  342. *valp = NXRD32(adapter, NETXEN_ROMUSB_ROM_RDATA);
  343. return 0;
  344. }
  345. static int do_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
  346. u8 *bytes, size_t size)
  347. {
  348. int addridx;
  349. int ret = 0;
  350. for (addridx = addr; addridx < (addr + size); addridx += 4) {
  351. int v;
  352. ret = do_rom_fast_read(adapter, addridx, &v);
  353. if (ret != 0)
  354. break;
  355. *(__le32 *)bytes = cpu_to_le32(v);
  356. bytes += 4;
  357. }
  358. return ret;
  359. }
  360. int
  361. netxen_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
  362. u8 *bytes, size_t size)
  363. {
  364. int ret;
  365. ret = netxen_rom_lock(adapter);
  366. if (ret < 0)
  367. return ret;
  368. ret = do_rom_fast_read_words(adapter, addr, bytes, size);
  369. netxen_rom_unlock(adapter);
  370. return ret;
  371. }
  372. int netxen_rom_fast_read(struct netxen_adapter *adapter, int addr, int *valp)
  373. {
  374. int ret;
  375. if (netxen_rom_lock(adapter) != 0)
  376. return -EIO;
  377. ret = do_rom_fast_read(adapter, addr, valp);
  378. netxen_rom_unlock(adapter);
  379. return ret;
  380. }
  381. #define NETXEN_BOARDTYPE 0x4008
  382. #define NETXEN_BOARDNUM 0x400c
  383. #define NETXEN_CHIPNUM 0x4010
  384. int netxen_pinit_from_rom(struct netxen_adapter *adapter, int verbose)
  385. {
  386. int addr, val;
  387. int i, n, init_delay = 0;
  388. struct crb_addr_pair *buf;
  389. unsigned offset;
  390. u32 off;
  391. /* resetall */
  392. netxen_rom_lock(adapter);
  393. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0xffffffff);
  394. netxen_rom_unlock(adapter);
  395. if (verbose) {
  396. if (netxen_rom_fast_read(adapter, NETXEN_BOARDTYPE, &val) == 0)
  397. printk("P2 ROM board type: 0x%08x\n", val);
  398. else
  399. printk("Could not read board type\n");
  400. if (netxen_rom_fast_read(adapter, NETXEN_BOARDNUM, &val) == 0)
  401. printk("P2 ROM board num: 0x%08x\n", val);
  402. else
  403. printk("Could not read board number\n");
  404. if (netxen_rom_fast_read(adapter, NETXEN_CHIPNUM, &val) == 0)
  405. printk("P2 ROM chip num: 0x%08x\n", val);
  406. else
  407. printk("Could not read chip number\n");
  408. }
  409. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  410. if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
  411. (n != 0xcafecafe) ||
  412. netxen_rom_fast_read(adapter, 4, &n) != 0) {
  413. printk(KERN_ERR "%s: ERROR Reading crb_init area: "
  414. "n: %08x\n", netxen_nic_driver_name, n);
  415. return -EIO;
  416. }
  417. offset = n & 0xffffU;
  418. n = (n >> 16) & 0xffffU;
  419. } else {
  420. if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
  421. !(n & 0x80000000)) {
  422. printk(KERN_ERR "%s: ERROR Reading crb_init area: "
  423. "n: %08x\n", netxen_nic_driver_name, n);
  424. return -EIO;
  425. }
  426. offset = 1;
  427. n &= ~0x80000000;
  428. }
  429. if (n < 1024) {
  430. if (verbose)
  431. printk(KERN_DEBUG "%s: %d CRB init values found"
  432. " in ROM.\n", netxen_nic_driver_name, n);
  433. } else {
  434. printk(KERN_ERR "%s:n=0x%x Error! NetXen card flash not"
  435. " initialized.\n", __func__, n);
  436. return -EIO;
  437. }
  438. buf = kcalloc(n, sizeof(struct crb_addr_pair), GFP_KERNEL);
  439. if (buf == NULL) {
  440. printk("%s: netxen_pinit_from_rom: Unable to calloc memory.\n",
  441. netxen_nic_driver_name);
  442. return -ENOMEM;
  443. }
  444. for (i = 0; i < n; i++) {
  445. if (netxen_rom_fast_read(adapter, 8*i + 4*offset, &val) != 0 ||
  446. netxen_rom_fast_read(adapter, 8*i + 4*offset + 4, &addr) != 0) {
  447. kfree(buf);
  448. return -EIO;
  449. }
  450. buf[i].addr = addr;
  451. buf[i].data = val;
  452. if (verbose)
  453. printk(KERN_DEBUG "%s: PCI: 0x%08x == 0x%08x\n",
  454. netxen_nic_driver_name,
  455. (u32)netxen_decode_crb_addr(addr), val);
  456. }
  457. for (i = 0; i < n; i++) {
  458. off = netxen_decode_crb_addr(buf[i].addr);
  459. if (off == NETXEN_ADDR_ERROR) {
  460. printk(KERN_ERR"CRB init value out of range %x\n",
  461. buf[i].addr);
  462. continue;
  463. }
  464. off += NETXEN_PCI_CRBSPACE;
  465. /* skipping cold reboot MAGIC */
  466. if (off == NETXEN_CAM_RAM(0x1fc))
  467. continue;
  468. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  469. /* do not reset PCI */
  470. if (off == (ROMUSB_GLB + 0xbc))
  471. continue;
  472. if (off == (ROMUSB_GLB + 0xa8))
  473. continue;
  474. if (off == (ROMUSB_GLB + 0xc8)) /* core clock */
  475. continue;
  476. if (off == (ROMUSB_GLB + 0x24)) /* MN clock */
  477. continue;
  478. if (off == (ROMUSB_GLB + 0x1c)) /* MS clock */
  479. continue;
  480. if (off == (NETXEN_CRB_PEG_NET_1 + 0x18))
  481. buf[i].data = 0x1020;
  482. /* skip the function enable register */
  483. if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION))
  484. continue;
  485. if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION2))
  486. continue;
  487. if ((off & 0x0ff00000) == NETXEN_CRB_SMB)
  488. continue;
  489. }
  490. if (off == NETXEN_ADDR_ERROR) {
  491. printk(KERN_ERR "%s: Err: Unknown addr: 0x%08x\n",
  492. netxen_nic_driver_name, buf[i].addr);
  493. continue;
  494. }
  495. init_delay = 1;
  496. /* After writing this register, HW needs time for CRB */
  497. /* to quiet down (else crb_window returns 0xffffffff) */
  498. if (off == NETXEN_ROMUSB_GLB_SW_RESET) {
  499. init_delay = 1000;
  500. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  501. /* hold xdma in reset also */
  502. buf[i].data = NETXEN_NIC_XDMA_RESET;
  503. buf[i].data = 0x8000ff;
  504. }
  505. }
  506. NXWR32(adapter, off, buf[i].data);
  507. msleep(init_delay);
  508. }
  509. kfree(buf);
  510. /* disable_peg_cache_all */
  511. /* unreset_net_cache */
  512. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  513. val = NXRD32(adapter, NETXEN_ROMUSB_GLB_SW_RESET);
  514. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, (val & 0xffffff0f));
  515. }
  516. /* p2dn replyCount */
  517. NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0xec, 0x1e);
  518. /* disable_peg_cache 0 */
  519. NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0x4c, 8);
  520. /* disable_peg_cache 1 */
  521. NXWR32(adapter, NETXEN_CRB_PEG_NET_I + 0x4c, 8);
  522. /* peg_clr_all */
  523. /* peg_clr 0 */
  524. NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0x8, 0);
  525. NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0xc, 0);
  526. /* peg_clr 1 */
  527. NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0x8, 0);
  528. NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0xc, 0);
  529. /* peg_clr 2 */
  530. NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0x8, 0);
  531. NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0xc, 0);
  532. /* peg_clr 3 */
  533. NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0x8, 0);
  534. NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0xc, 0);
  535. return 0;
  536. }
  537. int
  538. netxen_need_fw_reset(struct netxen_adapter *adapter)
  539. {
  540. u32 count, old_count;
  541. u32 val, version, major, minor, build;
  542. int i, timeout;
  543. u8 fw_type;
  544. /* NX2031 firmware doesn't support heartbit */
  545. if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
  546. return 1;
  547. /* last attempt had failed */
  548. if (NXRD32(adapter, CRB_CMDPEG_STATE) == PHAN_INITIALIZE_FAILED)
  549. return 1;
  550. old_count = count = NXRD32(adapter, NETXEN_PEG_ALIVE_COUNTER);
  551. for (i = 0; i < 10; i++) {
  552. timeout = msleep_interruptible(200);
  553. if (timeout) {
  554. NXWR32(adapter, CRB_CMDPEG_STATE,
  555. PHAN_INITIALIZE_FAILED);
  556. return -EINTR;
  557. }
  558. count = NXRD32(adapter, NETXEN_PEG_ALIVE_COUNTER);
  559. if (count != old_count)
  560. break;
  561. }
  562. /* firmware is dead */
  563. if (count == old_count)
  564. return 1;
  565. /* check if we have got newer or different file firmware */
  566. if (adapter->fw) {
  567. const struct firmware *fw = adapter->fw;
  568. val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_VERSION_OFFSET]);
  569. version = NETXEN_DECODE_VERSION(val);
  570. major = NXRD32(adapter, NETXEN_FW_VERSION_MAJOR);
  571. minor = NXRD32(adapter, NETXEN_FW_VERSION_MINOR);
  572. build = NXRD32(adapter, NETXEN_FW_VERSION_SUB);
  573. if (version > NETXEN_VERSION_CODE(major, minor, build))
  574. return 1;
  575. if (version == NETXEN_VERSION_CODE(major, minor, build)) {
  576. val = NXRD32(adapter, NETXEN_MIU_MN_CONTROL);
  577. fw_type = (val & 0x4) ?
  578. NX_P3_CT_ROMIMAGE : NX_P3_MN_ROMIMAGE;
  579. if (adapter->fw_type != fw_type)
  580. return 1;
  581. }
  582. }
  583. return 0;
  584. }
  585. static char *fw_name[] = {
  586. "nxromimg.bin", "nx3fwct.bin", "nx3fwmn.bin", "flash",
  587. };
  588. int
  589. netxen_load_firmware(struct netxen_adapter *adapter)
  590. {
  591. u64 *ptr64;
  592. u32 i, flashaddr, size;
  593. const struct firmware *fw = adapter->fw;
  594. struct pci_dev *pdev = adapter->pdev;
  595. dev_info(&pdev->dev, "loading firmware from %s\n",
  596. fw_name[adapter->fw_type]);
  597. if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
  598. NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 1);
  599. if (fw) {
  600. __le64 data;
  601. size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 8;
  602. ptr64 = (u64 *)&fw->data[NETXEN_BOOTLD_START];
  603. flashaddr = NETXEN_BOOTLD_START;
  604. for (i = 0; i < size; i++) {
  605. data = cpu_to_le64(ptr64[i]);
  606. if (adapter->pci_mem_write(adapter,
  607. flashaddr, data))
  608. return -EIO;
  609. flashaddr += 8;
  610. }
  611. size = *(u32 *)&fw->data[NX_FW_SIZE_OFFSET];
  612. size = (__force u32)cpu_to_le32(size) / 8;
  613. ptr64 = (u64 *)&fw->data[NETXEN_IMAGE_START];
  614. flashaddr = NETXEN_IMAGE_START;
  615. for (i = 0; i < size; i++) {
  616. data = cpu_to_le64(ptr64[i]);
  617. if (adapter->pci_mem_write(adapter,
  618. flashaddr, data))
  619. return -EIO;
  620. flashaddr += 8;
  621. }
  622. } else {
  623. u64 data;
  624. u32 hi, lo;
  625. size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 8;
  626. flashaddr = NETXEN_BOOTLD_START;
  627. for (i = 0; i < size; i++) {
  628. if (netxen_rom_fast_read(adapter,
  629. flashaddr, (int *)&lo) != 0)
  630. return -EIO;
  631. if (netxen_rom_fast_read(adapter,
  632. flashaddr + 4, (int *)&hi) != 0)
  633. return -EIO;
  634. /* hi, lo are already in host endian byteorder */
  635. data = (((u64)hi << 32) | lo);
  636. if (adapter->pci_mem_write(adapter,
  637. flashaddr, data))
  638. return -EIO;
  639. flashaddr += 8;
  640. }
  641. }
  642. msleep(1);
  643. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  644. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0x80001d);
  645. else {
  646. NXWR32(adapter, NETXEN_ROMUSB_GLB_CHIP_CLK_CTRL, 0x3fff);
  647. NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 0);
  648. }
  649. return 0;
  650. }
  651. static int
  652. netxen_validate_firmware(struct netxen_adapter *adapter, const char *fwname)
  653. {
  654. __le32 val;
  655. u32 ver, min_ver, bios;
  656. struct pci_dev *pdev = adapter->pdev;
  657. const struct firmware *fw = adapter->fw;
  658. if (fw->size < NX_FW_MIN_SIZE)
  659. return -EINVAL;
  660. val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_MAGIC_OFFSET]);
  661. if ((__force u32)val != NETXEN_BDINFO_MAGIC)
  662. return -EINVAL;
  663. val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_VERSION_OFFSET]);
  664. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  665. min_ver = NETXEN_VERSION_CODE(4, 0, 216);
  666. else
  667. min_ver = NETXEN_VERSION_CODE(3, 4, 216);
  668. ver = NETXEN_DECODE_VERSION(val);
  669. if ((_major(ver) > _NETXEN_NIC_LINUX_MAJOR) || (ver < min_ver)) {
  670. dev_err(&pdev->dev,
  671. "%s: firmware version %d.%d.%d unsupported\n",
  672. fwname, _major(ver), _minor(ver), _build(ver));
  673. return -EINVAL;
  674. }
  675. val = cpu_to_le32(*(u32 *)&fw->data[NX_BIOS_VERSION_OFFSET]);
  676. netxen_rom_fast_read(adapter, NX_BIOS_VERSION_OFFSET, (int *)&bios);
  677. if ((__force u32)val != bios) {
  678. dev_err(&pdev->dev, "%s: firmware bios is incompatible\n",
  679. fwname);
  680. return -EINVAL;
  681. }
  682. /* check if flashed firmware is newer */
  683. if (netxen_rom_fast_read(adapter,
  684. NX_FW_VERSION_OFFSET, (int *)&val))
  685. return -EIO;
  686. val = NETXEN_DECODE_VERSION(val);
  687. if (val > ver) {
  688. dev_info(&pdev->dev, "%s: firmware is older than flash\n",
  689. fwname);
  690. return -EINVAL;
  691. }
  692. NXWR32(adapter, NETXEN_CAM_RAM(0x1fc), NETXEN_BDINFO_MAGIC);
  693. return 0;
  694. }
  695. static int
  696. netxen_p3_has_mn(struct netxen_adapter *adapter)
  697. {
  698. u32 capability, flashed_ver;
  699. capability = 0;
  700. netxen_rom_fast_read(adapter,
  701. NX_FW_VERSION_OFFSET, (int *)&flashed_ver);
  702. flashed_ver = NETXEN_DECODE_VERSION(flashed_ver);
  703. if (flashed_ver >= NETXEN_VERSION_CODE(4, 0, 220)) {
  704. capability = NXRD32(adapter, NX_PEG_TUNE_CAPABILITY);
  705. if (capability & NX_PEG_TUNE_MN_PRESENT)
  706. return 1;
  707. }
  708. return 0;
  709. }
  710. void netxen_request_firmware(struct netxen_adapter *adapter)
  711. {
  712. u8 fw_type;
  713. struct pci_dev *pdev = adapter->pdev;
  714. int rc = 0;
  715. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  716. fw_type = NX_P2_MN_ROMIMAGE;
  717. goto request_fw;
  718. }
  719. fw_type = netxen_p3_has_mn(adapter) ?
  720. NX_P3_MN_ROMIMAGE : NX_P3_CT_ROMIMAGE;
  721. request_fw:
  722. rc = request_firmware(&adapter->fw, fw_name[fw_type], &pdev->dev);
  723. if (rc != 0) {
  724. if (fw_type == NX_P3_MN_ROMIMAGE) {
  725. msleep(1);
  726. fw_type = NX_P3_CT_ROMIMAGE;
  727. goto request_fw;
  728. }
  729. fw_type = NX_FLASH_ROMIMAGE;
  730. adapter->fw = NULL;
  731. goto done;
  732. }
  733. rc = netxen_validate_firmware(adapter, fw_name[fw_type]);
  734. if (rc != 0) {
  735. release_firmware(adapter->fw);
  736. if (fw_type == NX_P3_MN_ROMIMAGE) {
  737. msleep(1);
  738. fw_type = NX_P3_CT_ROMIMAGE;
  739. goto request_fw;
  740. }
  741. fw_type = NX_FLASH_ROMIMAGE;
  742. adapter->fw = NULL;
  743. goto done;
  744. }
  745. done:
  746. adapter->fw_type = fw_type;
  747. }
  748. void
  749. netxen_release_firmware(struct netxen_adapter *adapter)
  750. {
  751. if (adapter->fw)
  752. release_firmware(adapter->fw);
  753. adapter->fw = NULL;
  754. }
  755. int netxen_init_dummy_dma(struct netxen_adapter *adapter)
  756. {
  757. u64 addr;
  758. u32 hi, lo;
  759. if (!NX_IS_REVISION_P2(adapter->ahw.revision_id))
  760. return 0;
  761. adapter->dummy_dma.addr = pci_alloc_consistent(adapter->pdev,
  762. NETXEN_HOST_DUMMY_DMA_SIZE,
  763. &adapter->dummy_dma.phys_addr);
  764. if (adapter->dummy_dma.addr == NULL) {
  765. dev_err(&adapter->pdev->dev,
  766. "ERROR: Could not allocate dummy DMA memory\n");
  767. return -ENOMEM;
  768. }
  769. addr = (uint64_t) adapter->dummy_dma.phys_addr;
  770. hi = (addr >> 32) & 0xffffffff;
  771. lo = addr & 0xffffffff;
  772. NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_HI, hi);
  773. NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_LO, lo);
  774. return 0;
  775. }
  776. /*
  777. * NetXen DMA watchdog control:
  778. *
  779. * Bit 0 : enabled => R/O: 1 watchdog active, 0 inactive
  780. * Bit 1 : disable_request => 1 req disable dma watchdog
  781. * Bit 2 : enable_request => 1 req enable dma watchdog
  782. * Bit 3-31 : unused
  783. */
  784. void netxen_free_dummy_dma(struct netxen_adapter *adapter)
  785. {
  786. int i = 100;
  787. u32 ctrl;
  788. if (!NX_IS_REVISION_P2(adapter->ahw.revision_id))
  789. return;
  790. if (!adapter->dummy_dma.addr)
  791. return;
  792. ctrl = NXRD32(adapter, NETXEN_DMA_WATCHDOG_CTRL);
  793. if ((ctrl & 0x1) != 0) {
  794. NXWR32(adapter, NETXEN_DMA_WATCHDOG_CTRL, (ctrl | 0x2));
  795. while ((ctrl & 0x1) != 0) {
  796. msleep(50);
  797. ctrl = NXRD32(adapter, NETXEN_DMA_WATCHDOG_CTRL);
  798. if (--i == 0)
  799. break;
  800. };
  801. }
  802. if (i) {
  803. pci_free_consistent(adapter->pdev,
  804. NETXEN_HOST_DUMMY_DMA_SIZE,
  805. adapter->dummy_dma.addr,
  806. adapter->dummy_dma.phys_addr);
  807. adapter->dummy_dma.addr = NULL;
  808. } else
  809. dev_err(&adapter->pdev->dev, "dma_watchdog_shutdown failed\n");
  810. }
  811. int netxen_phantom_init(struct netxen_adapter *adapter, int pegtune_val)
  812. {
  813. u32 val = 0;
  814. int retries = 60;
  815. if (pegtune_val)
  816. return 0;
  817. do {
  818. val = NXRD32(adapter, CRB_CMDPEG_STATE);
  819. switch (val) {
  820. case PHAN_INITIALIZE_COMPLETE:
  821. case PHAN_INITIALIZE_ACK:
  822. return 0;
  823. case PHAN_INITIALIZE_FAILED:
  824. goto out_err;
  825. default:
  826. break;
  827. }
  828. msleep(500);
  829. } while (--retries);
  830. NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_FAILED);
  831. out_err:
  832. dev_warn(&adapter->pdev->dev, "firmware init failed\n");
  833. return -EIO;
  834. }
  835. static int
  836. netxen_receive_peg_ready(struct netxen_adapter *adapter)
  837. {
  838. u32 val = 0;
  839. int retries = 2000;
  840. do {
  841. val = NXRD32(adapter, CRB_RCVPEG_STATE);
  842. if (val == PHAN_PEG_RCV_INITIALIZED)
  843. return 0;
  844. msleep(10);
  845. } while (--retries);
  846. if (!retries) {
  847. printk(KERN_ERR "Receive Peg initialization not "
  848. "complete, state: 0x%x.\n", val);
  849. return -EIO;
  850. }
  851. return 0;
  852. }
  853. int netxen_init_firmware(struct netxen_adapter *adapter)
  854. {
  855. int err;
  856. err = netxen_receive_peg_ready(adapter);
  857. if (err)
  858. return err;
  859. NXWR32(adapter, CRB_NIC_CAPABILITIES_HOST, INTR_SCHEME_PERPORT);
  860. NXWR32(adapter, CRB_NIC_MSI_MODE_HOST, MSI_MODE_MULTIFUNC);
  861. NXWR32(adapter, CRB_MPORT_MODE, MPORT_MULTI_FUNCTION_MODE);
  862. NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_ACK);
  863. return err;
  864. }
  865. static void
  866. netxen_handle_linkevent(struct netxen_adapter *adapter, nx_fw_msg_t *msg)
  867. {
  868. u32 cable_OUI;
  869. u16 cable_len;
  870. u16 link_speed;
  871. u8 link_status, module, duplex, autoneg;
  872. struct net_device *netdev = adapter->netdev;
  873. adapter->has_link_events = 1;
  874. cable_OUI = msg->body[1] & 0xffffffff;
  875. cable_len = (msg->body[1] >> 32) & 0xffff;
  876. link_speed = (msg->body[1] >> 48) & 0xffff;
  877. link_status = msg->body[2] & 0xff;
  878. duplex = (msg->body[2] >> 16) & 0xff;
  879. autoneg = (msg->body[2] >> 24) & 0xff;
  880. module = (msg->body[2] >> 8) & 0xff;
  881. if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLE) {
  882. printk(KERN_INFO "%s: unsupported cable: OUI 0x%x, length %d\n",
  883. netdev->name, cable_OUI, cable_len);
  884. } else if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLELEN) {
  885. printk(KERN_INFO "%s: unsupported cable length %d\n",
  886. netdev->name, cable_len);
  887. }
  888. netxen_advert_link_change(adapter, link_status);
  889. /* update link parameters */
  890. if (duplex == LINKEVENT_FULL_DUPLEX)
  891. adapter->link_duplex = DUPLEX_FULL;
  892. else
  893. adapter->link_duplex = DUPLEX_HALF;
  894. adapter->module_type = module;
  895. adapter->link_autoneg = autoneg;
  896. adapter->link_speed = link_speed;
  897. }
  898. static void
  899. netxen_handle_fw_message(int desc_cnt, int index,
  900. struct nx_host_sds_ring *sds_ring)
  901. {
  902. nx_fw_msg_t msg;
  903. struct status_desc *desc;
  904. int i = 0, opcode;
  905. while (desc_cnt > 0 && i < 8) {
  906. desc = &sds_ring->desc_head[index];
  907. msg.words[i++] = le64_to_cpu(desc->status_desc_data[0]);
  908. msg.words[i++] = le64_to_cpu(desc->status_desc_data[1]);
  909. index = get_next_index(index, sds_ring->num_desc);
  910. desc_cnt--;
  911. }
  912. opcode = netxen_get_nic_msg_opcode(msg.body[0]);
  913. switch (opcode) {
  914. case NX_NIC_C2H_OPCODE_GET_LINKEVENT_RESPONSE:
  915. netxen_handle_linkevent(sds_ring->adapter, &msg);
  916. break;
  917. default:
  918. break;
  919. }
  920. }
  921. static int
  922. netxen_alloc_rx_skb(struct netxen_adapter *adapter,
  923. struct nx_host_rds_ring *rds_ring,
  924. struct netxen_rx_buffer *buffer)
  925. {
  926. struct sk_buff *skb;
  927. dma_addr_t dma;
  928. struct pci_dev *pdev = adapter->pdev;
  929. buffer->skb = dev_alloc_skb(rds_ring->skb_size);
  930. if (!buffer->skb)
  931. return 1;
  932. skb = buffer->skb;
  933. if (!adapter->ahw.cut_through)
  934. skb_reserve(skb, 2);
  935. dma = pci_map_single(pdev, skb->data,
  936. rds_ring->dma_size, PCI_DMA_FROMDEVICE);
  937. if (pci_dma_mapping_error(pdev, dma)) {
  938. dev_kfree_skb_any(skb);
  939. buffer->skb = NULL;
  940. return 1;
  941. }
  942. buffer->skb = skb;
  943. buffer->dma = dma;
  944. buffer->state = NETXEN_BUFFER_BUSY;
  945. return 0;
  946. }
  947. static struct sk_buff *netxen_process_rxbuf(struct netxen_adapter *adapter,
  948. struct nx_host_rds_ring *rds_ring, u16 index, u16 cksum)
  949. {
  950. struct netxen_rx_buffer *buffer;
  951. struct sk_buff *skb;
  952. buffer = &rds_ring->rx_buf_arr[index];
  953. pci_unmap_single(adapter->pdev, buffer->dma, rds_ring->dma_size,
  954. PCI_DMA_FROMDEVICE);
  955. skb = buffer->skb;
  956. if (!skb)
  957. goto no_skb;
  958. if (likely(adapter->rx_csum && cksum == STATUS_CKSUM_OK)) {
  959. adapter->stats.csummed++;
  960. skb->ip_summed = CHECKSUM_UNNECESSARY;
  961. } else
  962. skb->ip_summed = CHECKSUM_NONE;
  963. skb->dev = adapter->netdev;
  964. buffer->skb = NULL;
  965. no_skb:
  966. buffer->state = NETXEN_BUFFER_FREE;
  967. return skb;
  968. }
  969. static struct netxen_rx_buffer *
  970. netxen_process_rcv(struct netxen_adapter *adapter,
  971. struct nx_host_sds_ring *sds_ring,
  972. int ring, u64 sts_data0)
  973. {
  974. struct net_device *netdev = adapter->netdev;
  975. struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
  976. struct netxen_rx_buffer *buffer;
  977. struct sk_buff *skb;
  978. struct nx_host_rds_ring *rds_ring;
  979. int index, length, cksum, pkt_offset;
  980. if (unlikely(ring >= adapter->max_rds_rings))
  981. return NULL;
  982. rds_ring = &recv_ctx->rds_rings[ring];
  983. index = netxen_get_sts_refhandle(sts_data0);
  984. if (unlikely(index >= rds_ring->num_desc))
  985. return NULL;
  986. buffer = &rds_ring->rx_buf_arr[index];
  987. length = netxen_get_sts_totallength(sts_data0);
  988. cksum = netxen_get_sts_status(sts_data0);
  989. pkt_offset = netxen_get_sts_pkt_offset(sts_data0);
  990. skb = netxen_process_rxbuf(adapter, rds_ring, index, cksum);
  991. if (!skb)
  992. return buffer;
  993. if (length > rds_ring->skb_size)
  994. skb_put(skb, rds_ring->skb_size);
  995. else
  996. skb_put(skb, length);
  997. if (pkt_offset)
  998. skb_pull(skb, pkt_offset);
  999. skb->truesize = skb->len + sizeof(struct sk_buff);
  1000. skb->protocol = eth_type_trans(skb, netdev);
  1001. napi_gro_receive(&sds_ring->napi, skb);
  1002. adapter->stats.rx_pkts++;
  1003. adapter->stats.rxbytes += length;
  1004. return buffer;
  1005. }
  1006. #define TCP_HDR_SIZE 20
  1007. #define TCP_TS_OPTION_SIZE 12
  1008. #define TCP_TS_HDR_SIZE (TCP_HDR_SIZE + TCP_TS_OPTION_SIZE)
  1009. static struct netxen_rx_buffer *
  1010. netxen_process_lro(struct netxen_adapter *adapter,
  1011. struct nx_host_sds_ring *sds_ring,
  1012. int ring, u64 sts_data0, u64 sts_data1)
  1013. {
  1014. struct net_device *netdev = adapter->netdev;
  1015. struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
  1016. struct netxen_rx_buffer *buffer;
  1017. struct sk_buff *skb;
  1018. struct nx_host_rds_ring *rds_ring;
  1019. struct iphdr *iph;
  1020. struct tcphdr *th;
  1021. bool push, timestamp;
  1022. int l2_hdr_offset, l4_hdr_offset;
  1023. int index;
  1024. u16 lro_length, length, data_offset;
  1025. u32 seq_number;
  1026. if (unlikely(ring > adapter->max_rds_rings))
  1027. return NULL;
  1028. rds_ring = &recv_ctx->rds_rings[ring];
  1029. index = netxen_get_lro_sts_refhandle(sts_data0);
  1030. if (unlikely(index > rds_ring->num_desc))
  1031. return NULL;
  1032. buffer = &rds_ring->rx_buf_arr[index];
  1033. timestamp = netxen_get_lro_sts_timestamp(sts_data0);
  1034. lro_length = netxen_get_lro_sts_length(sts_data0);
  1035. l2_hdr_offset = netxen_get_lro_sts_l2_hdr_offset(sts_data0);
  1036. l4_hdr_offset = netxen_get_lro_sts_l4_hdr_offset(sts_data0);
  1037. push = netxen_get_lro_sts_push_flag(sts_data0);
  1038. seq_number = netxen_get_lro_sts_seq_number(sts_data1);
  1039. skb = netxen_process_rxbuf(adapter, rds_ring, index, STATUS_CKSUM_OK);
  1040. if (!skb)
  1041. return buffer;
  1042. if (timestamp)
  1043. data_offset = l4_hdr_offset + TCP_TS_HDR_SIZE;
  1044. else
  1045. data_offset = l4_hdr_offset + TCP_HDR_SIZE;
  1046. skb_put(skb, lro_length + data_offset);
  1047. skb->truesize = skb->len + sizeof(struct sk_buff) + skb_headroom(skb);
  1048. skb_pull(skb, l2_hdr_offset);
  1049. skb->protocol = eth_type_trans(skb, netdev);
  1050. iph = (struct iphdr *)skb->data;
  1051. th = (struct tcphdr *)(skb->data + (iph->ihl << 2));
  1052. length = (iph->ihl << 2) + (th->doff << 2) + lro_length;
  1053. iph->tot_len = htons(length);
  1054. iph->check = 0;
  1055. iph->check = ip_fast_csum((unsigned char *)iph, iph->ihl);
  1056. th->psh = push;
  1057. th->seq = htonl(seq_number);
  1058. length = skb->len;
  1059. netif_receive_skb(skb);
  1060. adapter->stats.lro_pkts++;
  1061. adapter->stats.rxbytes += length;
  1062. return buffer;
  1063. }
  1064. #define netxen_merge_rx_buffers(list, head) \
  1065. do { list_splice_tail_init(list, head); } while (0);
  1066. int
  1067. netxen_process_rcv_ring(struct nx_host_sds_ring *sds_ring, int max)
  1068. {
  1069. struct netxen_adapter *adapter = sds_ring->adapter;
  1070. struct list_head *cur;
  1071. struct status_desc *desc;
  1072. struct netxen_rx_buffer *rxbuf;
  1073. u32 consumer = sds_ring->consumer;
  1074. int count = 0;
  1075. u64 sts_data0, sts_data1;
  1076. int opcode, ring = 0, desc_cnt;
  1077. while (count < max) {
  1078. desc = &sds_ring->desc_head[consumer];
  1079. sts_data0 = le64_to_cpu(desc->status_desc_data[0]);
  1080. if (!(sts_data0 & STATUS_OWNER_HOST))
  1081. break;
  1082. desc_cnt = netxen_get_sts_desc_cnt(sts_data0);
  1083. opcode = netxen_get_sts_opcode(sts_data0);
  1084. switch (opcode) {
  1085. case NETXEN_NIC_RXPKT_DESC:
  1086. case NETXEN_OLD_RXPKT_DESC:
  1087. case NETXEN_NIC_SYN_OFFLOAD:
  1088. ring = netxen_get_sts_type(sts_data0);
  1089. rxbuf = netxen_process_rcv(adapter, sds_ring,
  1090. ring, sts_data0);
  1091. break;
  1092. case NETXEN_NIC_LRO_DESC:
  1093. ring = netxen_get_lro_sts_type(sts_data0);
  1094. sts_data1 = le64_to_cpu(desc->status_desc_data[1]);
  1095. rxbuf = netxen_process_lro(adapter, sds_ring,
  1096. ring, sts_data0, sts_data1);
  1097. break;
  1098. case NETXEN_NIC_RESPONSE_DESC:
  1099. netxen_handle_fw_message(desc_cnt, consumer, sds_ring);
  1100. default:
  1101. goto skip;
  1102. }
  1103. WARN_ON(desc_cnt > 1);
  1104. if (rxbuf)
  1105. list_add_tail(&rxbuf->list, &sds_ring->free_list[ring]);
  1106. skip:
  1107. for (; desc_cnt > 0; desc_cnt--) {
  1108. desc = &sds_ring->desc_head[consumer];
  1109. desc->status_desc_data[0] =
  1110. cpu_to_le64(STATUS_OWNER_PHANTOM);
  1111. consumer = get_next_index(consumer, sds_ring->num_desc);
  1112. }
  1113. count++;
  1114. }
  1115. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  1116. struct nx_host_rds_ring *rds_ring =
  1117. &adapter->recv_ctx.rds_rings[ring];
  1118. if (!list_empty(&sds_ring->free_list[ring])) {
  1119. list_for_each(cur, &sds_ring->free_list[ring]) {
  1120. rxbuf = list_entry(cur,
  1121. struct netxen_rx_buffer, list);
  1122. netxen_alloc_rx_skb(adapter, rds_ring, rxbuf);
  1123. }
  1124. spin_lock(&rds_ring->lock);
  1125. netxen_merge_rx_buffers(&sds_ring->free_list[ring],
  1126. &rds_ring->free_list);
  1127. spin_unlock(&rds_ring->lock);
  1128. }
  1129. netxen_post_rx_buffers_nodb(adapter, rds_ring);
  1130. }
  1131. if (count) {
  1132. sds_ring->consumer = consumer;
  1133. NXWRIO(adapter, sds_ring->crb_sts_consumer, consumer);
  1134. }
  1135. return count;
  1136. }
  1137. /* Process Command status ring */
  1138. int netxen_process_cmd_ring(struct netxen_adapter *adapter)
  1139. {
  1140. u32 sw_consumer, hw_consumer;
  1141. int count = 0, i;
  1142. struct netxen_cmd_buffer *buffer;
  1143. struct pci_dev *pdev = adapter->pdev;
  1144. struct net_device *netdev = adapter->netdev;
  1145. struct netxen_skb_frag *frag;
  1146. int done = 0;
  1147. struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
  1148. if (!spin_trylock(&adapter->tx_clean_lock))
  1149. return 1;
  1150. sw_consumer = tx_ring->sw_consumer;
  1151. hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
  1152. while (sw_consumer != hw_consumer) {
  1153. buffer = &tx_ring->cmd_buf_arr[sw_consumer];
  1154. if (buffer->skb) {
  1155. frag = &buffer->frag_array[0];
  1156. pci_unmap_single(pdev, frag->dma, frag->length,
  1157. PCI_DMA_TODEVICE);
  1158. frag->dma = 0ULL;
  1159. for (i = 1; i < buffer->frag_count; i++) {
  1160. frag++; /* Get the next frag */
  1161. pci_unmap_page(pdev, frag->dma, frag->length,
  1162. PCI_DMA_TODEVICE);
  1163. frag->dma = 0ULL;
  1164. }
  1165. adapter->stats.xmitfinished++;
  1166. dev_kfree_skb_any(buffer->skb);
  1167. buffer->skb = NULL;
  1168. }
  1169. sw_consumer = get_next_index(sw_consumer, tx_ring->num_desc);
  1170. if (++count >= MAX_STATUS_HANDLE)
  1171. break;
  1172. }
  1173. if (count && netif_running(netdev)) {
  1174. tx_ring->sw_consumer = sw_consumer;
  1175. smp_mb();
  1176. if (netif_queue_stopped(netdev) && netif_carrier_ok(netdev)) {
  1177. __netif_tx_lock(tx_ring->txq, smp_processor_id());
  1178. if (netxen_tx_avail(tx_ring) > TX_STOP_THRESH) {
  1179. netif_wake_queue(netdev);
  1180. adapter->tx_timeo_cnt = 0;
  1181. }
  1182. __netif_tx_unlock(tx_ring->txq);
  1183. }
  1184. }
  1185. /*
  1186. * If everything is freed up to consumer then check if the ring is full
  1187. * If the ring is full then check if more needs to be freed and
  1188. * schedule the call back again.
  1189. *
  1190. * This happens when there are 2 CPUs. One could be freeing and the
  1191. * other filling it. If the ring is full when we get out of here and
  1192. * the card has already interrupted the host then the host can miss the
  1193. * interrupt.
  1194. *
  1195. * There is still a possible race condition and the host could miss an
  1196. * interrupt. The card has to take care of this.
  1197. */
  1198. hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
  1199. done = (sw_consumer == hw_consumer);
  1200. spin_unlock(&adapter->tx_clean_lock);
  1201. return (done);
  1202. }
  1203. void
  1204. netxen_post_rx_buffers(struct netxen_adapter *adapter, u32 ringid,
  1205. struct nx_host_rds_ring *rds_ring)
  1206. {
  1207. struct rcv_desc *pdesc;
  1208. struct netxen_rx_buffer *buffer;
  1209. int producer, count = 0;
  1210. netxen_ctx_msg msg = 0;
  1211. struct list_head *head;
  1212. producer = rds_ring->producer;
  1213. spin_lock(&rds_ring->lock);
  1214. head = &rds_ring->free_list;
  1215. while (!list_empty(head)) {
  1216. buffer = list_entry(head->next, struct netxen_rx_buffer, list);
  1217. if (!buffer->skb) {
  1218. if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
  1219. break;
  1220. }
  1221. count++;
  1222. list_del(&buffer->list);
  1223. /* make a rcv descriptor */
  1224. pdesc = &rds_ring->desc_head[producer];
  1225. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1226. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1227. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1228. producer = get_next_index(producer, rds_ring->num_desc);
  1229. }
  1230. spin_unlock(&rds_ring->lock);
  1231. if (count) {
  1232. rds_ring->producer = producer;
  1233. NXWRIO(adapter, rds_ring->crb_rcv_producer,
  1234. (producer-1) & (rds_ring->num_desc-1));
  1235. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  1236. /*
  1237. * Write a doorbell msg to tell phanmon of change in
  1238. * receive ring producer
  1239. * Only for firmware version < 4.0.0
  1240. */
  1241. netxen_set_msg_peg_id(msg, NETXEN_RCV_PEG_DB_ID);
  1242. netxen_set_msg_privid(msg);
  1243. netxen_set_msg_count(msg,
  1244. ((producer - 1) &
  1245. (rds_ring->num_desc - 1)));
  1246. netxen_set_msg_ctxid(msg, adapter->portnum);
  1247. netxen_set_msg_opcode(msg, NETXEN_RCV_PRODUCER(ringid));
  1248. NXWRIO(adapter, DB_NORMALIZE(adapter,
  1249. NETXEN_RCV_PRODUCER_OFFSET), msg);
  1250. }
  1251. }
  1252. }
  1253. static void
  1254. netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
  1255. struct nx_host_rds_ring *rds_ring)
  1256. {
  1257. struct rcv_desc *pdesc;
  1258. struct netxen_rx_buffer *buffer;
  1259. int producer, count = 0;
  1260. struct list_head *head;
  1261. producer = rds_ring->producer;
  1262. if (!spin_trylock(&rds_ring->lock))
  1263. return;
  1264. head = &rds_ring->free_list;
  1265. while (!list_empty(head)) {
  1266. buffer = list_entry(head->next, struct netxen_rx_buffer, list);
  1267. if (!buffer->skb) {
  1268. if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
  1269. break;
  1270. }
  1271. count++;
  1272. list_del(&buffer->list);
  1273. /* make a rcv descriptor */
  1274. pdesc = &rds_ring->desc_head[producer];
  1275. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1276. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1277. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1278. producer = get_next_index(producer, rds_ring->num_desc);
  1279. }
  1280. if (count) {
  1281. rds_ring->producer = producer;
  1282. NXWRIO(adapter, rds_ring->crb_rcv_producer,
  1283. (producer - 1) & (rds_ring->num_desc - 1));
  1284. }
  1285. spin_unlock(&rds_ring->lock);
  1286. }
  1287. void netxen_nic_clear_stats(struct netxen_adapter *adapter)
  1288. {
  1289. memset(&adapter->stats, 0, sizeof(adapter->stats));
  1290. return;
  1291. }