fsl_qe_udc.c 63 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736
  1. /*
  2. * driver/usb/gadget/fsl_qe_udc.c
  3. *
  4. * Copyright (c) 2006-2008 Freescale Semiconductor, Inc. All rights reserved.
  5. *
  6. * Xie Xiaobo <X.Xie@freescale.com>
  7. * Li Yang <leoli@freescale.com>
  8. * Based on bareboard code from Shlomi Gridish.
  9. *
  10. * Description:
  11. * Freescle QE/CPM USB Pheripheral Controller Driver
  12. * The controller can be found on MPC8360, MPC8272, and etc.
  13. * MPC8360 Rev 1.1 may need QE mircocode update
  14. *
  15. * This program is free software; you can redistribute it and/or modify it
  16. * under the terms of the GNU General Public License as published by the
  17. * Free Software Foundation; either version 2 of the License, or (at your
  18. * option) any later version.
  19. */
  20. #undef USB_TRACE
  21. #include <linux/module.h>
  22. #include <linux/kernel.h>
  23. #include <linux/init.h>
  24. #include <linux/ioport.h>
  25. #include <linux/types.h>
  26. #include <linux/errno.h>
  27. #include <linux/err.h>
  28. #include <linux/slab.h>
  29. #include <linux/list.h>
  30. #include <linux/interrupt.h>
  31. #include <linux/io.h>
  32. #include <linux/moduleparam.h>
  33. #include <linux/of_address.h>
  34. #include <linux/of_platform.h>
  35. #include <linux/dma-mapping.h>
  36. #include <linux/usb/ch9.h>
  37. #include <linux/usb/gadget.h>
  38. #include <linux/usb/otg.h>
  39. #include <asm/qe.h>
  40. #include <asm/cpm.h>
  41. #include <asm/dma.h>
  42. #include <asm/reg.h>
  43. #include "fsl_qe_udc.h"
  44. #define DRIVER_DESC "Freescale QE/CPM USB Device Controller driver"
  45. #define DRIVER_AUTHOR "Xie XiaoBo"
  46. #define DRIVER_VERSION "1.0"
  47. #define DMA_ADDR_INVALID (~(dma_addr_t)0)
  48. static const char driver_name[] = "fsl_qe_udc";
  49. static const char driver_desc[] = DRIVER_DESC;
  50. /*ep name is important in gadget, it should obey the convention of ep_match()*/
  51. static const char *const ep_name[] = {
  52. "ep0-control", /* everyone has ep0 */
  53. /* 3 configurable endpoints */
  54. "ep1",
  55. "ep2",
  56. "ep3",
  57. };
  58. static struct usb_endpoint_descriptor qe_ep0_desc = {
  59. .bLength = USB_DT_ENDPOINT_SIZE,
  60. .bDescriptorType = USB_DT_ENDPOINT,
  61. .bEndpointAddress = 0,
  62. .bmAttributes = USB_ENDPOINT_XFER_CONTROL,
  63. .wMaxPacketSize = USB_MAX_CTRL_PAYLOAD,
  64. };
  65. /********************************************************************
  66. * Internal Used Function Start
  67. ********************************************************************/
  68. /*-----------------------------------------------------------------
  69. * done() - retire a request; caller blocked irqs
  70. *--------------------------------------------------------------*/
  71. static void done(struct qe_ep *ep, struct qe_req *req, int status)
  72. {
  73. struct qe_udc *udc = ep->udc;
  74. unsigned char stopped = ep->stopped;
  75. /* the req->queue pointer is used by ep_queue() func, in which
  76. * the request will be added into a udc_ep->queue 'd tail
  77. * so here the req will be dropped from the ep->queue
  78. */
  79. list_del_init(&req->queue);
  80. /* req.status should be set as -EINPROGRESS in ep_queue() */
  81. if (req->req.status == -EINPROGRESS)
  82. req->req.status = status;
  83. else
  84. status = req->req.status;
  85. if (req->mapped) {
  86. dma_unmap_single(udc->gadget.dev.parent,
  87. req->req.dma, req->req.length,
  88. ep_is_in(ep)
  89. ? DMA_TO_DEVICE
  90. : DMA_FROM_DEVICE);
  91. req->req.dma = DMA_ADDR_INVALID;
  92. req->mapped = 0;
  93. } else
  94. dma_sync_single_for_cpu(udc->gadget.dev.parent,
  95. req->req.dma, req->req.length,
  96. ep_is_in(ep)
  97. ? DMA_TO_DEVICE
  98. : DMA_FROM_DEVICE);
  99. if (status && (status != -ESHUTDOWN))
  100. dev_vdbg(udc->dev, "complete %s req %p stat %d len %u/%u\n",
  101. ep->ep.name, &req->req, status,
  102. req->req.actual, req->req.length);
  103. /* don't modify queue heads during completion callback */
  104. ep->stopped = 1;
  105. spin_unlock(&udc->lock);
  106. /* this complete() should a func implemented by gadget layer,
  107. * eg fsg->bulk_in_complete() */
  108. if (req->req.complete)
  109. req->req.complete(&ep->ep, &req->req);
  110. spin_lock(&udc->lock);
  111. ep->stopped = stopped;
  112. }
  113. /*-----------------------------------------------------------------
  114. * nuke(): delete all requests related to this ep
  115. *--------------------------------------------------------------*/
  116. static void nuke(struct qe_ep *ep, int status)
  117. {
  118. /* Whether this eq has request linked */
  119. while (!list_empty(&ep->queue)) {
  120. struct qe_req *req = NULL;
  121. req = list_entry(ep->queue.next, struct qe_req, queue);
  122. done(ep, req, status);
  123. }
  124. }
  125. /*---------------------------------------------------------------------------*
  126. * USB and Endpoint manipulate process, include parameter and register *
  127. *---------------------------------------------------------------------------*/
  128. /* @value: 1--set stall 0--clean stall */
  129. static int qe_eprx_stall_change(struct qe_ep *ep, int value)
  130. {
  131. u16 tem_usep;
  132. u8 epnum = ep->epnum;
  133. struct qe_udc *udc = ep->udc;
  134. tem_usep = in_be16(&udc->usb_regs->usb_usep[epnum]);
  135. tem_usep = tem_usep & ~USB_RHS_MASK;
  136. if (value == 1)
  137. tem_usep |= USB_RHS_STALL;
  138. else if (ep->dir == USB_DIR_IN)
  139. tem_usep |= USB_RHS_IGNORE_OUT;
  140. out_be16(&udc->usb_regs->usb_usep[epnum], tem_usep);
  141. return 0;
  142. }
  143. static int qe_eptx_stall_change(struct qe_ep *ep, int value)
  144. {
  145. u16 tem_usep;
  146. u8 epnum = ep->epnum;
  147. struct qe_udc *udc = ep->udc;
  148. tem_usep = in_be16(&udc->usb_regs->usb_usep[epnum]);
  149. tem_usep = tem_usep & ~USB_THS_MASK;
  150. if (value == 1)
  151. tem_usep |= USB_THS_STALL;
  152. else if (ep->dir == USB_DIR_OUT)
  153. tem_usep |= USB_THS_IGNORE_IN;
  154. out_be16(&udc->usb_regs->usb_usep[epnum], tem_usep);
  155. return 0;
  156. }
  157. static int qe_ep0_stall(struct qe_udc *udc)
  158. {
  159. qe_eptx_stall_change(&udc->eps[0], 1);
  160. qe_eprx_stall_change(&udc->eps[0], 1);
  161. udc->ep0_state = WAIT_FOR_SETUP;
  162. udc->ep0_dir = 0;
  163. return 0;
  164. }
  165. static int qe_eprx_nack(struct qe_ep *ep)
  166. {
  167. u8 epnum = ep->epnum;
  168. struct qe_udc *udc = ep->udc;
  169. if (ep->state == EP_STATE_IDLE) {
  170. /* Set the ep's nack */
  171. clrsetbits_be16(&udc->usb_regs->usb_usep[epnum],
  172. USB_RHS_MASK, USB_RHS_NACK);
  173. /* Mask Rx and Busy interrupts */
  174. clrbits16(&udc->usb_regs->usb_usbmr,
  175. (USB_E_RXB_MASK | USB_E_BSY_MASK));
  176. ep->state = EP_STATE_NACK;
  177. }
  178. return 0;
  179. }
  180. static int qe_eprx_normal(struct qe_ep *ep)
  181. {
  182. struct qe_udc *udc = ep->udc;
  183. if (ep->state == EP_STATE_NACK) {
  184. clrsetbits_be16(&udc->usb_regs->usb_usep[ep->epnum],
  185. USB_RTHS_MASK, USB_THS_IGNORE_IN);
  186. /* Unmask RX interrupts */
  187. out_be16(&udc->usb_regs->usb_usber,
  188. USB_E_BSY_MASK | USB_E_RXB_MASK);
  189. setbits16(&udc->usb_regs->usb_usbmr,
  190. (USB_E_RXB_MASK | USB_E_BSY_MASK));
  191. ep->state = EP_STATE_IDLE;
  192. ep->has_data = 0;
  193. }
  194. return 0;
  195. }
  196. static int qe_ep_cmd_stoptx(struct qe_ep *ep)
  197. {
  198. if (ep->udc->soc_type == PORT_CPM)
  199. cpm_command(CPM_USB_STOP_TX | (ep->epnum << CPM_USB_EP_SHIFT),
  200. CPM_USB_STOP_TX_OPCODE);
  201. else
  202. qe_issue_cmd(QE_USB_STOP_TX, QE_CR_SUBBLOCK_USB,
  203. ep->epnum, 0);
  204. return 0;
  205. }
  206. static int qe_ep_cmd_restarttx(struct qe_ep *ep)
  207. {
  208. if (ep->udc->soc_type == PORT_CPM)
  209. cpm_command(CPM_USB_RESTART_TX | (ep->epnum <<
  210. CPM_USB_EP_SHIFT), CPM_USB_RESTART_TX_OPCODE);
  211. else
  212. qe_issue_cmd(QE_USB_RESTART_TX, QE_CR_SUBBLOCK_USB,
  213. ep->epnum, 0);
  214. return 0;
  215. }
  216. static int qe_ep_flushtxfifo(struct qe_ep *ep)
  217. {
  218. struct qe_udc *udc = ep->udc;
  219. int i;
  220. i = (int)ep->epnum;
  221. qe_ep_cmd_stoptx(ep);
  222. out_8(&udc->usb_regs->usb_uscom,
  223. USB_CMD_FLUSH_FIFO | (USB_CMD_EP_MASK & (ep->epnum)));
  224. out_be16(&udc->ep_param[i]->tbptr, in_be16(&udc->ep_param[i]->tbase));
  225. out_be32(&udc->ep_param[i]->tstate, 0);
  226. out_be16(&udc->ep_param[i]->tbcnt, 0);
  227. ep->c_txbd = ep->txbase;
  228. ep->n_txbd = ep->txbase;
  229. qe_ep_cmd_restarttx(ep);
  230. return 0;
  231. }
  232. static int qe_ep_filltxfifo(struct qe_ep *ep)
  233. {
  234. struct qe_udc *udc = ep->udc;
  235. out_8(&udc->usb_regs->usb_uscom,
  236. USB_CMD_STR_FIFO | (USB_CMD_EP_MASK & (ep->epnum)));
  237. return 0;
  238. }
  239. static int qe_epbds_reset(struct qe_udc *udc, int pipe_num)
  240. {
  241. struct qe_ep *ep;
  242. u32 bdring_len;
  243. struct qe_bd __iomem *bd;
  244. int i;
  245. ep = &udc->eps[pipe_num];
  246. if (ep->dir == USB_DIR_OUT)
  247. bdring_len = USB_BDRING_LEN_RX;
  248. else
  249. bdring_len = USB_BDRING_LEN;
  250. bd = ep->rxbase;
  251. for (i = 0; i < (bdring_len - 1); i++) {
  252. out_be32((u32 __iomem *)bd, R_E | R_I);
  253. bd++;
  254. }
  255. out_be32((u32 __iomem *)bd, R_E | R_I | R_W);
  256. bd = ep->txbase;
  257. for (i = 0; i < USB_BDRING_LEN_TX - 1; i++) {
  258. out_be32(&bd->buf, 0);
  259. out_be32((u32 __iomem *)bd, 0);
  260. bd++;
  261. }
  262. out_be32((u32 __iomem *)bd, T_W);
  263. return 0;
  264. }
  265. static int qe_ep_reset(struct qe_udc *udc, int pipe_num)
  266. {
  267. struct qe_ep *ep;
  268. u16 tmpusep;
  269. ep = &udc->eps[pipe_num];
  270. tmpusep = in_be16(&udc->usb_regs->usb_usep[pipe_num]);
  271. tmpusep &= ~USB_RTHS_MASK;
  272. switch (ep->dir) {
  273. case USB_DIR_BOTH:
  274. qe_ep_flushtxfifo(ep);
  275. break;
  276. case USB_DIR_OUT:
  277. tmpusep |= USB_THS_IGNORE_IN;
  278. break;
  279. case USB_DIR_IN:
  280. qe_ep_flushtxfifo(ep);
  281. tmpusep |= USB_RHS_IGNORE_OUT;
  282. break;
  283. default:
  284. break;
  285. }
  286. out_be16(&udc->usb_regs->usb_usep[pipe_num], tmpusep);
  287. qe_epbds_reset(udc, pipe_num);
  288. return 0;
  289. }
  290. static int qe_ep_toggledata01(struct qe_ep *ep)
  291. {
  292. ep->data01 ^= 0x1;
  293. return 0;
  294. }
  295. static int qe_ep_bd_init(struct qe_udc *udc, unsigned char pipe_num)
  296. {
  297. struct qe_ep *ep = &udc->eps[pipe_num];
  298. unsigned long tmp_addr = 0;
  299. struct usb_ep_para __iomem *epparam;
  300. int i;
  301. struct qe_bd __iomem *bd;
  302. int bdring_len;
  303. if (ep->dir == USB_DIR_OUT)
  304. bdring_len = USB_BDRING_LEN_RX;
  305. else
  306. bdring_len = USB_BDRING_LEN;
  307. epparam = udc->ep_param[pipe_num];
  308. /* alloc multi-ram for BD rings and set the ep parameters */
  309. tmp_addr = cpm_muram_alloc(sizeof(struct qe_bd) * (bdring_len +
  310. USB_BDRING_LEN_TX), QE_ALIGNMENT_OF_BD);
  311. if (IS_ERR_VALUE(tmp_addr))
  312. return -ENOMEM;
  313. out_be16(&epparam->rbase, (u16)tmp_addr);
  314. out_be16(&epparam->tbase, (u16)(tmp_addr +
  315. (sizeof(struct qe_bd) * bdring_len)));
  316. out_be16(&epparam->rbptr, in_be16(&epparam->rbase));
  317. out_be16(&epparam->tbptr, in_be16(&epparam->tbase));
  318. ep->rxbase = cpm_muram_addr(tmp_addr);
  319. ep->txbase = cpm_muram_addr(tmp_addr + (sizeof(struct qe_bd)
  320. * bdring_len));
  321. ep->n_rxbd = ep->rxbase;
  322. ep->e_rxbd = ep->rxbase;
  323. ep->n_txbd = ep->txbase;
  324. ep->c_txbd = ep->txbase;
  325. ep->data01 = 0; /* data0 */
  326. /* Init TX and RX bds */
  327. bd = ep->rxbase;
  328. for (i = 0; i < bdring_len - 1; i++) {
  329. out_be32(&bd->buf, 0);
  330. out_be32((u32 __iomem *)bd, 0);
  331. bd++;
  332. }
  333. out_be32(&bd->buf, 0);
  334. out_be32((u32 __iomem *)bd, R_W);
  335. bd = ep->txbase;
  336. for (i = 0; i < USB_BDRING_LEN_TX - 1; i++) {
  337. out_be32(&bd->buf, 0);
  338. out_be32((u32 __iomem *)bd, 0);
  339. bd++;
  340. }
  341. out_be32(&bd->buf, 0);
  342. out_be32((u32 __iomem *)bd, T_W);
  343. return 0;
  344. }
  345. static int qe_ep_rxbd_update(struct qe_ep *ep)
  346. {
  347. unsigned int size;
  348. int i;
  349. unsigned int tmp;
  350. struct qe_bd __iomem *bd;
  351. unsigned int bdring_len;
  352. if (ep->rxbase == NULL)
  353. return -EINVAL;
  354. bd = ep->rxbase;
  355. ep->rxframe = kmalloc(sizeof(*ep->rxframe), GFP_ATOMIC);
  356. if (ep->rxframe == NULL) {
  357. dev_err(ep->udc->dev, "malloc rxframe failed\n");
  358. return -ENOMEM;
  359. }
  360. qe_frame_init(ep->rxframe);
  361. if (ep->dir == USB_DIR_OUT)
  362. bdring_len = USB_BDRING_LEN_RX;
  363. else
  364. bdring_len = USB_BDRING_LEN;
  365. size = (ep->ep.maxpacket + USB_CRC_SIZE + 2) * (bdring_len + 1);
  366. ep->rxbuffer = kzalloc(size, GFP_ATOMIC);
  367. if (ep->rxbuffer == NULL) {
  368. dev_err(ep->udc->dev, "malloc rxbuffer failed,size=%d\n",
  369. size);
  370. kfree(ep->rxframe);
  371. return -ENOMEM;
  372. }
  373. ep->rxbuf_d = virt_to_phys((void *)ep->rxbuffer);
  374. if (ep->rxbuf_d == DMA_ADDR_INVALID) {
  375. ep->rxbuf_d = dma_map_single(ep->udc->gadget.dev.parent,
  376. ep->rxbuffer,
  377. size,
  378. DMA_FROM_DEVICE);
  379. ep->rxbufmap = 1;
  380. } else {
  381. dma_sync_single_for_device(ep->udc->gadget.dev.parent,
  382. ep->rxbuf_d, size,
  383. DMA_FROM_DEVICE);
  384. ep->rxbufmap = 0;
  385. }
  386. size = ep->ep.maxpacket + USB_CRC_SIZE + 2;
  387. tmp = ep->rxbuf_d;
  388. tmp = (u32)(((tmp >> 2) << 2) + 4);
  389. for (i = 0; i < bdring_len - 1; i++) {
  390. out_be32(&bd->buf, tmp);
  391. out_be32((u32 __iomem *)bd, (R_E | R_I));
  392. tmp = tmp + size;
  393. bd++;
  394. }
  395. out_be32(&bd->buf, tmp);
  396. out_be32((u32 __iomem *)bd, (R_E | R_I | R_W));
  397. return 0;
  398. }
  399. static int qe_ep_register_init(struct qe_udc *udc, unsigned char pipe_num)
  400. {
  401. struct qe_ep *ep = &udc->eps[pipe_num];
  402. struct usb_ep_para __iomem *epparam;
  403. u16 usep, logepnum;
  404. u16 tmp;
  405. u8 rtfcr = 0;
  406. epparam = udc->ep_param[pipe_num];
  407. usep = 0;
  408. logepnum = (ep->ep.desc->bEndpointAddress & USB_ENDPOINT_NUMBER_MASK);
  409. usep |= (logepnum << USB_EPNUM_SHIFT);
  410. switch (ep->ep.desc->bmAttributes & 0x03) {
  411. case USB_ENDPOINT_XFER_BULK:
  412. usep |= USB_TRANS_BULK;
  413. break;
  414. case USB_ENDPOINT_XFER_ISOC:
  415. usep |= USB_TRANS_ISO;
  416. break;
  417. case USB_ENDPOINT_XFER_INT:
  418. usep |= USB_TRANS_INT;
  419. break;
  420. default:
  421. usep |= USB_TRANS_CTR;
  422. break;
  423. }
  424. switch (ep->dir) {
  425. case USB_DIR_OUT:
  426. usep |= USB_THS_IGNORE_IN;
  427. break;
  428. case USB_DIR_IN:
  429. usep |= USB_RHS_IGNORE_OUT;
  430. break;
  431. default:
  432. break;
  433. }
  434. out_be16(&udc->usb_regs->usb_usep[pipe_num], usep);
  435. rtfcr = 0x30;
  436. out_8(&epparam->rbmr, rtfcr);
  437. out_8(&epparam->tbmr, rtfcr);
  438. tmp = (u16)(ep->ep.maxpacket + USB_CRC_SIZE);
  439. /* MRBLR must be divisble by 4 */
  440. tmp = (u16)(((tmp >> 2) << 2) + 4);
  441. out_be16(&epparam->mrblr, tmp);
  442. return 0;
  443. }
  444. static int qe_ep_init(struct qe_udc *udc,
  445. unsigned char pipe_num,
  446. const struct usb_endpoint_descriptor *desc)
  447. {
  448. struct qe_ep *ep = &udc->eps[pipe_num];
  449. unsigned long flags;
  450. int reval = 0;
  451. u16 max = 0;
  452. max = usb_endpoint_maxp(desc);
  453. /* check the max package size validate for this endpoint */
  454. /* Refer to USB2.0 spec table 9-13,
  455. */
  456. if (pipe_num != 0) {
  457. switch (desc->bmAttributes & USB_ENDPOINT_XFERTYPE_MASK) {
  458. case USB_ENDPOINT_XFER_BULK:
  459. if (strstr(ep->ep.name, "-iso")
  460. || strstr(ep->ep.name, "-int"))
  461. goto en_done;
  462. switch (udc->gadget.speed) {
  463. case USB_SPEED_HIGH:
  464. if ((max == 128) || (max == 256) || (max == 512))
  465. break;
  466. default:
  467. switch (max) {
  468. case 4:
  469. case 8:
  470. case 16:
  471. case 32:
  472. case 64:
  473. break;
  474. default:
  475. case USB_SPEED_LOW:
  476. goto en_done;
  477. }
  478. }
  479. break;
  480. case USB_ENDPOINT_XFER_INT:
  481. if (strstr(ep->ep.name, "-iso")) /* bulk is ok */
  482. goto en_done;
  483. switch (udc->gadget.speed) {
  484. case USB_SPEED_HIGH:
  485. if (max <= 1024)
  486. break;
  487. case USB_SPEED_FULL:
  488. if (max <= 64)
  489. break;
  490. default:
  491. if (max <= 8)
  492. break;
  493. goto en_done;
  494. }
  495. break;
  496. case USB_ENDPOINT_XFER_ISOC:
  497. if (strstr(ep->ep.name, "-bulk")
  498. || strstr(ep->ep.name, "-int"))
  499. goto en_done;
  500. switch (udc->gadget.speed) {
  501. case USB_SPEED_HIGH:
  502. if (max <= 1024)
  503. break;
  504. case USB_SPEED_FULL:
  505. if (max <= 1023)
  506. break;
  507. default:
  508. goto en_done;
  509. }
  510. break;
  511. case USB_ENDPOINT_XFER_CONTROL:
  512. if (strstr(ep->ep.name, "-iso")
  513. || strstr(ep->ep.name, "-int"))
  514. goto en_done;
  515. switch (udc->gadget.speed) {
  516. case USB_SPEED_HIGH:
  517. case USB_SPEED_FULL:
  518. switch (max) {
  519. case 1:
  520. case 2:
  521. case 4:
  522. case 8:
  523. case 16:
  524. case 32:
  525. case 64:
  526. break;
  527. default:
  528. goto en_done;
  529. }
  530. case USB_SPEED_LOW:
  531. switch (max) {
  532. case 1:
  533. case 2:
  534. case 4:
  535. case 8:
  536. break;
  537. default:
  538. goto en_done;
  539. }
  540. default:
  541. goto en_done;
  542. }
  543. break;
  544. default:
  545. goto en_done;
  546. }
  547. } /* if ep0*/
  548. spin_lock_irqsave(&udc->lock, flags);
  549. /* initialize ep structure */
  550. ep->ep.maxpacket = max;
  551. ep->tm = (u8)(desc->bmAttributes & USB_ENDPOINT_XFERTYPE_MASK);
  552. ep->ep.desc = desc;
  553. ep->stopped = 0;
  554. ep->init = 1;
  555. if (pipe_num == 0) {
  556. ep->dir = USB_DIR_BOTH;
  557. udc->ep0_dir = USB_DIR_OUT;
  558. udc->ep0_state = WAIT_FOR_SETUP;
  559. } else {
  560. switch (desc->bEndpointAddress & USB_ENDPOINT_DIR_MASK) {
  561. case USB_DIR_OUT:
  562. ep->dir = USB_DIR_OUT;
  563. break;
  564. case USB_DIR_IN:
  565. ep->dir = USB_DIR_IN;
  566. default:
  567. break;
  568. }
  569. }
  570. /* hardware special operation */
  571. qe_ep_bd_init(udc, pipe_num);
  572. if ((ep->tm == USBP_TM_CTL) || (ep->dir == USB_DIR_OUT)) {
  573. reval = qe_ep_rxbd_update(ep);
  574. if (reval)
  575. goto en_done1;
  576. }
  577. if ((ep->tm == USBP_TM_CTL) || (ep->dir == USB_DIR_IN)) {
  578. ep->txframe = kmalloc(sizeof(*ep->txframe), GFP_ATOMIC);
  579. if (ep->txframe == NULL) {
  580. dev_err(udc->dev, "malloc txframe failed\n");
  581. goto en_done2;
  582. }
  583. qe_frame_init(ep->txframe);
  584. }
  585. qe_ep_register_init(udc, pipe_num);
  586. /* Now HW will be NAKing transfers to that EP,
  587. * until a buffer is queued to it. */
  588. spin_unlock_irqrestore(&udc->lock, flags);
  589. return 0;
  590. en_done2:
  591. kfree(ep->rxbuffer);
  592. kfree(ep->rxframe);
  593. en_done1:
  594. spin_unlock_irqrestore(&udc->lock, flags);
  595. en_done:
  596. dev_err(udc->dev, "failed to initialize %s\n", ep->ep.name);
  597. return -ENODEV;
  598. }
  599. static inline void qe_usb_enable(struct qe_udc *udc)
  600. {
  601. setbits8(&udc->usb_regs->usb_usmod, USB_MODE_EN);
  602. }
  603. static inline void qe_usb_disable(struct qe_udc *udc)
  604. {
  605. clrbits8(&udc->usb_regs->usb_usmod, USB_MODE_EN);
  606. }
  607. /*----------------------------------------------------------------------------*
  608. * USB and EP basic manipulate function end *
  609. *----------------------------------------------------------------------------*/
  610. /******************************************************************************
  611. UDC transmit and receive process
  612. ******************************************************************************/
  613. static void recycle_one_rxbd(struct qe_ep *ep)
  614. {
  615. u32 bdstatus;
  616. bdstatus = in_be32((u32 __iomem *)ep->e_rxbd);
  617. bdstatus = R_I | R_E | (bdstatus & R_W);
  618. out_be32((u32 __iomem *)ep->e_rxbd, bdstatus);
  619. if (bdstatus & R_W)
  620. ep->e_rxbd = ep->rxbase;
  621. else
  622. ep->e_rxbd++;
  623. }
  624. static void recycle_rxbds(struct qe_ep *ep, unsigned char stopatnext)
  625. {
  626. u32 bdstatus;
  627. struct qe_bd __iomem *bd, *nextbd;
  628. unsigned char stop = 0;
  629. nextbd = ep->n_rxbd;
  630. bd = ep->e_rxbd;
  631. bdstatus = in_be32((u32 __iomem *)bd);
  632. while (!(bdstatus & R_E) && !(bdstatus & BD_LENGTH_MASK) && !stop) {
  633. bdstatus = R_E | R_I | (bdstatus & R_W);
  634. out_be32((u32 __iomem *)bd, bdstatus);
  635. if (bdstatus & R_W)
  636. bd = ep->rxbase;
  637. else
  638. bd++;
  639. bdstatus = in_be32((u32 __iomem *)bd);
  640. if (stopatnext && (bd == nextbd))
  641. stop = 1;
  642. }
  643. ep->e_rxbd = bd;
  644. }
  645. static void ep_recycle_rxbds(struct qe_ep *ep)
  646. {
  647. struct qe_bd __iomem *bd = ep->n_rxbd;
  648. u32 bdstatus;
  649. u8 epnum = ep->epnum;
  650. struct qe_udc *udc = ep->udc;
  651. bdstatus = in_be32((u32 __iomem *)bd);
  652. if (!(bdstatus & R_E) && !(bdstatus & BD_LENGTH_MASK)) {
  653. bd = ep->rxbase +
  654. ((in_be16(&udc->ep_param[epnum]->rbptr) -
  655. in_be16(&udc->ep_param[epnum]->rbase))
  656. >> 3);
  657. bdstatus = in_be32((u32 __iomem *)bd);
  658. if (bdstatus & R_W)
  659. bd = ep->rxbase;
  660. else
  661. bd++;
  662. ep->e_rxbd = bd;
  663. recycle_rxbds(ep, 0);
  664. ep->e_rxbd = ep->n_rxbd;
  665. } else
  666. recycle_rxbds(ep, 1);
  667. if (in_be16(&udc->usb_regs->usb_usber) & USB_E_BSY_MASK)
  668. out_be16(&udc->usb_regs->usb_usber, USB_E_BSY_MASK);
  669. if (ep->has_data <= 0 && (!list_empty(&ep->queue)))
  670. qe_eprx_normal(ep);
  671. ep->localnack = 0;
  672. }
  673. static void setup_received_handle(struct qe_udc *udc,
  674. struct usb_ctrlrequest *setup);
  675. static int qe_ep_rxframe_handle(struct qe_ep *ep);
  676. static void ep0_req_complete(struct qe_udc *udc, struct qe_req *req);
  677. /* when BD PID is setup, handle the packet */
  678. static int ep0_setup_handle(struct qe_udc *udc)
  679. {
  680. struct qe_ep *ep = &udc->eps[0];
  681. struct qe_frame *pframe;
  682. unsigned int fsize;
  683. u8 *cp;
  684. pframe = ep->rxframe;
  685. if ((frame_get_info(pframe) & PID_SETUP)
  686. && (udc->ep0_state == WAIT_FOR_SETUP)) {
  687. fsize = frame_get_length(pframe);
  688. if (unlikely(fsize != 8))
  689. return -EINVAL;
  690. cp = (u8 *)&udc->local_setup_buff;
  691. memcpy(cp, pframe->data, fsize);
  692. ep->data01 = 1;
  693. /* handle the usb command base on the usb_ctrlrequest */
  694. setup_received_handle(udc, &udc->local_setup_buff);
  695. return 0;
  696. }
  697. return -EINVAL;
  698. }
  699. static int qe_ep0_rx(struct qe_udc *udc)
  700. {
  701. struct qe_ep *ep = &udc->eps[0];
  702. struct qe_frame *pframe;
  703. struct qe_bd __iomem *bd;
  704. u32 bdstatus, length;
  705. u32 vaddr;
  706. pframe = ep->rxframe;
  707. if (ep->dir == USB_DIR_IN) {
  708. dev_err(udc->dev, "ep0 not a control endpoint\n");
  709. return -EINVAL;
  710. }
  711. bd = ep->n_rxbd;
  712. bdstatus = in_be32((u32 __iomem *)bd);
  713. length = bdstatus & BD_LENGTH_MASK;
  714. while (!(bdstatus & R_E) && length) {
  715. if ((bdstatus & R_F) && (bdstatus & R_L)
  716. && !(bdstatus & R_ERROR)) {
  717. if (length == USB_CRC_SIZE) {
  718. udc->ep0_state = WAIT_FOR_SETUP;
  719. dev_vdbg(udc->dev,
  720. "receive a ZLP in status phase\n");
  721. } else {
  722. qe_frame_clean(pframe);
  723. vaddr = (u32)phys_to_virt(in_be32(&bd->buf));
  724. frame_set_data(pframe, (u8 *)vaddr);
  725. frame_set_length(pframe,
  726. (length - USB_CRC_SIZE));
  727. frame_set_status(pframe, FRAME_OK);
  728. switch (bdstatus & R_PID) {
  729. case R_PID_SETUP:
  730. frame_set_info(pframe, PID_SETUP);
  731. break;
  732. case R_PID_DATA1:
  733. frame_set_info(pframe, PID_DATA1);
  734. break;
  735. default:
  736. frame_set_info(pframe, PID_DATA0);
  737. break;
  738. }
  739. if ((bdstatus & R_PID) == R_PID_SETUP)
  740. ep0_setup_handle(udc);
  741. else
  742. qe_ep_rxframe_handle(ep);
  743. }
  744. } else {
  745. dev_err(udc->dev, "The receive frame with error!\n");
  746. }
  747. /* note: don't clear the rxbd's buffer address */
  748. recycle_one_rxbd(ep);
  749. /* Get next BD */
  750. if (bdstatus & R_W)
  751. bd = ep->rxbase;
  752. else
  753. bd++;
  754. bdstatus = in_be32((u32 __iomem *)bd);
  755. length = bdstatus & BD_LENGTH_MASK;
  756. }
  757. ep->n_rxbd = bd;
  758. return 0;
  759. }
  760. static int qe_ep_rxframe_handle(struct qe_ep *ep)
  761. {
  762. struct qe_frame *pframe;
  763. u8 framepid = 0;
  764. unsigned int fsize;
  765. u8 *cp;
  766. struct qe_req *req;
  767. pframe = ep->rxframe;
  768. if (frame_get_info(pframe) & PID_DATA1)
  769. framepid = 0x1;
  770. if (framepid != ep->data01) {
  771. dev_err(ep->udc->dev, "the data01 error!\n");
  772. return -EIO;
  773. }
  774. fsize = frame_get_length(pframe);
  775. if (list_empty(&ep->queue)) {
  776. dev_err(ep->udc->dev, "the %s have no requeue!\n", ep->name);
  777. } else {
  778. req = list_entry(ep->queue.next, struct qe_req, queue);
  779. cp = (u8 *)(req->req.buf) + req->req.actual;
  780. if (cp) {
  781. memcpy(cp, pframe->data, fsize);
  782. req->req.actual += fsize;
  783. if ((fsize < ep->ep.maxpacket) ||
  784. (req->req.actual >= req->req.length)) {
  785. if (ep->epnum == 0)
  786. ep0_req_complete(ep->udc, req);
  787. else
  788. done(ep, req, 0);
  789. if (list_empty(&ep->queue) && ep->epnum != 0)
  790. qe_eprx_nack(ep);
  791. }
  792. }
  793. }
  794. qe_ep_toggledata01(ep);
  795. return 0;
  796. }
  797. static void ep_rx_tasklet(unsigned long data)
  798. {
  799. struct qe_udc *udc = (struct qe_udc *)data;
  800. struct qe_ep *ep;
  801. struct qe_frame *pframe;
  802. struct qe_bd __iomem *bd;
  803. unsigned long flags;
  804. u32 bdstatus, length;
  805. u32 vaddr, i;
  806. spin_lock_irqsave(&udc->lock, flags);
  807. for (i = 1; i < USB_MAX_ENDPOINTS; i++) {
  808. ep = &udc->eps[i];
  809. if (ep->dir == USB_DIR_IN || ep->enable_tasklet == 0) {
  810. dev_dbg(udc->dev,
  811. "This is a transmit ep or disable tasklet!\n");
  812. continue;
  813. }
  814. pframe = ep->rxframe;
  815. bd = ep->n_rxbd;
  816. bdstatus = in_be32((u32 __iomem *)bd);
  817. length = bdstatus & BD_LENGTH_MASK;
  818. while (!(bdstatus & R_E) && length) {
  819. if (list_empty(&ep->queue)) {
  820. qe_eprx_nack(ep);
  821. dev_dbg(udc->dev,
  822. "The rxep have noreq %d\n",
  823. ep->has_data);
  824. break;
  825. }
  826. if ((bdstatus & R_F) && (bdstatus & R_L)
  827. && !(bdstatus & R_ERROR)) {
  828. qe_frame_clean(pframe);
  829. vaddr = (u32)phys_to_virt(in_be32(&bd->buf));
  830. frame_set_data(pframe, (u8 *)vaddr);
  831. frame_set_length(pframe,
  832. (length - USB_CRC_SIZE));
  833. frame_set_status(pframe, FRAME_OK);
  834. switch (bdstatus & R_PID) {
  835. case R_PID_DATA1:
  836. frame_set_info(pframe, PID_DATA1);
  837. break;
  838. case R_PID_SETUP:
  839. frame_set_info(pframe, PID_SETUP);
  840. break;
  841. default:
  842. frame_set_info(pframe, PID_DATA0);
  843. break;
  844. }
  845. /* handle the rx frame */
  846. qe_ep_rxframe_handle(ep);
  847. } else {
  848. dev_err(udc->dev,
  849. "error in received frame\n");
  850. }
  851. /* note: don't clear the rxbd's buffer address */
  852. /*clear the length */
  853. out_be32((u32 __iomem *)bd, bdstatus & BD_STATUS_MASK);
  854. ep->has_data--;
  855. if (!(ep->localnack))
  856. recycle_one_rxbd(ep);
  857. /* Get next BD */
  858. if (bdstatus & R_W)
  859. bd = ep->rxbase;
  860. else
  861. bd++;
  862. bdstatus = in_be32((u32 __iomem *)bd);
  863. length = bdstatus & BD_LENGTH_MASK;
  864. }
  865. ep->n_rxbd = bd;
  866. if (ep->localnack)
  867. ep_recycle_rxbds(ep);
  868. ep->enable_tasklet = 0;
  869. } /* for i=1 */
  870. spin_unlock_irqrestore(&udc->lock, flags);
  871. }
  872. static int qe_ep_rx(struct qe_ep *ep)
  873. {
  874. struct qe_udc *udc;
  875. struct qe_frame *pframe;
  876. struct qe_bd __iomem *bd;
  877. u16 swoffs, ucoffs, emptybds;
  878. udc = ep->udc;
  879. pframe = ep->rxframe;
  880. if (ep->dir == USB_DIR_IN) {
  881. dev_err(udc->dev, "transmit ep in rx function\n");
  882. return -EINVAL;
  883. }
  884. bd = ep->n_rxbd;
  885. swoffs = (u16)(bd - ep->rxbase);
  886. ucoffs = (u16)((in_be16(&udc->ep_param[ep->epnum]->rbptr) -
  887. in_be16(&udc->ep_param[ep->epnum]->rbase)) >> 3);
  888. if (swoffs < ucoffs)
  889. emptybds = USB_BDRING_LEN_RX - ucoffs + swoffs;
  890. else
  891. emptybds = swoffs - ucoffs;
  892. if (emptybds < MIN_EMPTY_BDS) {
  893. qe_eprx_nack(ep);
  894. ep->localnack = 1;
  895. dev_vdbg(udc->dev, "%d empty bds, send NACK\n", emptybds);
  896. }
  897. ep->has_data = USB_BDRING_LEN_RX - emptybds;
  898. if (list_empty(&ep->queue)) {
  899. qe_eprx_nack(ep);
  900. dev_vdbg(udc->dev, "The rxep have no req queued with %d BDs\n",
  901. ep->has_data);
  902. return 0;
  903. }
  904. tasklet_schedule(&udc->rx_tasklet);
  905. ep->enable_tasklet = 1;
  906. return 0;
  907. }
  908. /* send data from a frame, no matter what tx_req */
  909. static int qe_ep_tx(struct qe_ep *ep, struct qe_frame *frame)
  910. {
  911. struct qe_udc *udc = ep->udc;
  912. struct qe_bd __iomem *bd;
  913. u16 saveusbmr;
  914. u32 bdstatus, pidmask;
  915. u32 paddr;
  916. if (ep->dir == USB_DIR_OUT) {
  917. dev_err(udc->dev, "receive ep passed to tx function\n");
  918. return -EINVAL;
  919. }
  920. /* Disable the Tx interrupt */
  921. saveusbmr = in_be16(&udc->usb_regs->usb_usbmr);
  922. out_be16(&udc->usb_regs->usb_usbmr,
  923. saveusbmr & ~(USB_E_TXB_MASK | USB_E_TXE_MASK));
  924. bd = ep->n_txbd;
  925. bdstatus = in_be32((u32 __iomem *)bd);
  926. if (!(bdstatus & (T_R | BD_LENGTH_MASK))) {
  927. if (frame_get_length(frame) == 0) {
  928. frame_set_data(frame, udc->nullbuf);
  929. frame_set_length(frame, 2);
  930. frame->info |= (ZLP | NO_CRC);
  931. dev_vdbg(udc->dev, "the frame size = 0\n");
  932. }
  933. paddr = virt_to_phys((void *)frame->data);
  934. out_be32(&bd->buf, paddr);
  935. bdstatus = (bdstatus&T_W);
  936. if (!(frame_get_info(frame) & NO_CRC))
  937. bdstatus |= T_R | T_I | T_L | T_TC
  938. | frame_get_length(frame);
  939. else
  940. bdstatus |= T_R | T_I | T_L | frame_get_length(frame);
  941. /* if the packet is a ZLP in status phase */
  942. if ((ep->epnum == 0) && (udc->ep0_state == DATA_STATE_NEED_ZLP))
  943. ep->data01 = 0x1;
  944. if (ep->data01) {
  945. pidmask = T_PID_DATA1;
  946. frame->info |= PID_DATA1;
  947. } else {
  948. pidmask = T_PID_DATA0;
  949. frame->info |= PID_DATA0;
  950. }
  951. bdstatus |= T_CNF;
  952. bdstatus |= pidmask;
  953. out_be32((u32 __iomem *)bd, bdstatus);
  954. qe_ep_filltxfifo(ep);
  955. /* enable the TX interrupt */
  956. out_be16(&udc->usb_regs->usb_usbmr, saveusbmr);
  957. qe_ep_toggledata01(ep);
  958. if (bdstatus & T_W)
  959. ep->n_txbd = ep->txbase;
  960. else
  961. ep->n_txbd++;
  962. return 0;
  963. } else {
  964. out_be16(&udc->usb_regs->usb_usbmr, saveusbmr);
  965. dev_vdbg(udc->dev, "The tx bd is not ready!\n");
  966. return -EBUSY;
  967. }
  968. }
  969. /* when a bd was transmitted, the function can
  970. * handle the tx_req, not include ep0 */
  971. static int txcomplete(struct qe_ep *ep, unsigned char restart)
  972. {
  973. if (ep->tx_req != NULL) {
  974. struct qe_req *req = ep->tx_req;
  975. unsigned zlp = 0, last_len = 0;
  976. last_len = min_t(unsigned, req->req.length - ep->sent,
  977. ep->ep.maxpacket);
  978. if (!restart) {
  979. int asent = ep->last;
  980. ep->sent += asent;
  981. ep->last -= asent;
  982. } else {
  983. ep->last = 0;
  984. }
  985. /* zlp needed when req->re.zero is set */
  986. if (req->req.zero) {
  987. if (last_len == 0 ||
  988. (req->req.length % ep->ep.maxpacket) != 0)
  989. zlp = 0;
  990. else
  991. zlp = 1;
  992. } else
  993. zlp = 0;
  994. /* a request already were transmitted completely */
  995. if (((ep->tx_req->req.length - ep->sent) <= 0) && !zlp) {
  996. done(ep, ep->tx_req, 0);
  997. ep->tx_req = NULL;
  998. ep->last = 0;
  999. ep->sent = 0;
  1000. }
  1001. }
  1002. /* we should gain a new tx_req fot this endpoint */
  1003. if (ep->tx_req == NULL) {
  1004. if (!list_empty(&ep->queue)) {
  1005. ep->tx_req = list_entry(ep->queue.next, struct qe_req,
  1006. queue);
  1007. ep->last = 0;
  1008. ep->sent = 0;
  1009. }
  1010. }
  1011. return 0;
  1012. }
  1013. /* give a frame and a tx_req, send some data */
  1014. static int qe_usb_senddata(struct qe_ep *ep, struct qe_frame *frame)
  1015. {
  1016. unsigned int size;
  1017. u8 *buf;
  1018. qe_frame_clean(frame);
  1019. size = min_t(u32, (ep->tx_req->req.length - ep->sent),
  1020. ep->ep.maxpacket);
  1021. buf = (u8 *)ep->tx_req->req.buf + ep->sent;
  1022. if (buf && size) {
  1023. ep->last = size;
  1024. ep->tx_req->req.actual += size;
  1025. frame_set_data(frame, buf);
  1026. frame_set_length(frame, size);
  1027. frame_set_status(frame, FRAME_OK);
  1028. frame_set_info(frame, 0);
  1029. return qe_ep_tx(ep, frame);
  1030. }
  1031. return -EIO;
  1032. }
  1033. /* give a frame struct,send a ZLP */
  1034. static int sendnulldata(struct qe_ep *ep, struct qe_frame *frame, uint infor)
  1035. {
  1036. struct qe_udc *udc = ep->udc;
  1037. if (frame == NULL)
  1038. return -ENODEV;
  1039. qe_frame_clean(frame);
  1040. frame_set_data(frame, (u8 *)udc->nullbuf);
  1041. frame_set_length(frame, 2);
  1042. frame_set_status(frame, FRAME_OK);
  1043. frame_set_info(frame, (ZLP | NO_CRC | infor));
  1044. return qe_ep_tx(ep, frame);
  1045. }
  1046. static int frame_create_tx(struct qe_ep *ep, struct qe_frame *frame)
  1047. {
  1048. struct qe_req *req = ep->tx_req;
  1049. int reval;
  1050. if (req == NULL)
  1051. return -ENODEV;
  1052. if ((req->req.length - ep->sent) > 0)
  1053. reval = qe_usb_senddata(ep, frame);
  1054. else
  1055. reval = sendnulldata(ep, frame, 0);
  1056. return reval;
  1057. }
  1058. /* if direction is DIR_IN, the status is Device->Host
  1059. * if direction is DIR_OUT, the status transaction is Device<-Host
  1060. * in status phase, udc create a request and gain status */
  1061. static int ep0_prime_status(struct qe_udc *udc, int direction)
  1062. {
  1063. struct qe_ep *ep = &udc->eps[0];
  1064. if (direction == USB_DIR_IN) {
  1065. udc->ep0_state = DATA_STATE_NEED_ZLP;
  1066. udc->ep0_dir = USB_DIR_IN;
  1067. sendnulldata(ep, ep->txframe, SETUP_STATUS | NO_REQ);
  1068. } else {
  1069. udc->ep0_dir = USB_DIR_OUT;
  1070. udc->ep0_state = WAIT_FOR_OUT_STATUS;
  1071. }
  1072. return 0;
  1073. }
  1074. /* a request complete in ep0, whether gadget request or udc request */
  1075. static void ep0_req_complete(struct qe_udc *udc, struct qe_req *req)
  1076. {
  1077. struct qe_ep *ep = &udc->eps[0];
  1078. /* because usb and ep's status already been set in ch9setaddress() */
  1079. switch (udc->ep0_state) {
  1080. case DATA_STATE_XMIT:
  1081. done(ep, req, 0);
  1082. /* receive status phase */
  1083. if (ep0_prime_status(udc, USB_DIR_OUT))
  1084. qe_ep0_stall(udc);
  1085. break;
  1086. case DATA_STATE_NEED_ZLP:
  1087. done(ep, req, 0);
  1088. udc->ep0_state = WAIT_FOR_SETUP;
  1089. break;
  1090. case DATA_STATE_RECV:
  1091. done(ep, req, 0);
  1092. /* send status phase */
  1093. if (ep0_prime_status(udc, USB_DIR_IN))
  1094. qe_ep0_stall(udc);
  1095. break;
  1096. case WAIT_FOR_OUT_STATUS:
  1097. done(ep, req, 0);
  1098. udc->ep0_state = WAIT_FOR_SETUP;
  1099. break;
  1100. case WAIT_FOR_SETUP:
  1101. dev_vdbg(udc->dev, "Unexpected interrupt\n");
  1102. break;
  1103. default:
  1104. qe_ep0_stall(udc);
  1105. break;
  1106. }
  1107. }
  1108. static int ep0_txcomplete(struct qe_ep *ep, unsigned char restart)
  1109. {
  1110. struct qe_req *tx_req = NULL;
  1111. struct qe_frame *frame = ep->txframe;
  1112. if ((frame_get_info(frame) & (ZLP | NO_REQ)) == (ZLP | NO_REQ)) {
  1113. if (!restart)
  1114. ep->udc->ep0_state = WAIT_FOR_SETUP;
  1115. else
  1116. sendnulldata(ep, ep->txframe, SETUP_STATUS | NO_REQ);
  1117. return 0;
  1118. }
  1119. tx_req = ep->tx_req;
  1120. if (tx_req != NULL) {
  1121. if (!restart) {
  1122. int asent = ep->last;
  1123. ep->sent += asent;
  1124. ep->last -= asent;
  1125. } else {
  1126. ep->last = 0;
  1127. }
  1128. /* a request already were transmitted completely */
  1129. if ((ep->tx_req->req.length - ep->sent) <= 0) {
  1130. ep->tx_req->req.actual = (unsigned int)ep->sent;
  1131. ep0_req_complete(ep->udc, ep->tx_req);
  1132. ep->tx_req = NULL;
  1133. ep->last = 0;
  1134. ep->sent = 0;
  1135. }
  1136. } else {
  1137. dev_vdbg(ep->udc->dev, "the ep0_controller have no req\n");
  1138. }
  1139. return 0;
  1140. }
  1141. static int ep0_txframe_handle(struct qe_ep *ep)
  1142. {
  1143. /* if have error, transmit again */
  1144. if (frame_get_status(ep->txframe) & FRAME_ERROR) {
  1145. qe_ep_flushtxfifo(ep);
  1146. dev_vdbg(ep->udc->dev, "The EP0 transmit data have error!\n");
  1147. if (frame_get_info(ep->txframe) & PID_DATA0)
  1148. ep->data01 = 0;
  1149. else
  1150. ep->data01 = 1;
  1151. ep0_txcomplete(ep, 1);
  1152. } else
  1153. ep0_txcomplete(ep, 0);
  1154. frame_create_tx(ep, ep->txframe);
  1155. return 0;
  1156. }
  1157. static int qe_ep0_txconf(struct qe_ep *ep)
  1158. {
  1159. struct qe_bd __iomem *bd;
  1160. struct qe_frame *pframe;
  1161. u32 bdstatus;
  1162. bd = ep->c_txbd;
  1163. bdstatus = in_be32((u32 __iomem *)bd);
  1164. while (!(bdstatus & T_R) && (bdstatus & ~T_W)) {
  1165. pframe = ep->txframe;
  1166. /* clear and recycle the BD */
  1167. out_be32((u32 __iomem *)bd, bdstatus & T_W);
  1168. out_be32(&bd->buf, 0);
  1169. if (bdstatus & T_W)
  1170. ep->c_txbd = ep->txbase;
  1171. else
  1172. ep->c_txbd++;
  1173. if (ep->c_txbd == ep->n_txbd) {
  1174. if (bdstatus & DEVICE_T_ERROR) {
  1175. frame_set_status(pframe, FRAME_ERROR);
  1176. if (bdstatus & T_TO)
  1177. pframe->status |= TX_ER_TIMEOUT;
  1178. if (bdstatus & T_UN)
  1179. pframe->status |= TX_ER_UNDERUN;
  1180. }
  1181. ep0_txframe_handle(ep);
  1182. }
  1183. bd = ep->c_txbd;
  1184. bdstatus = in_be32((u32 __iomem *)bd);
  1185. }
  1186. return 0;
  1187. }
  1188. static int ep_txframe_handle(struct qe_ep *ep)
  1189. {
  1190. if (frame_get_status(ep->txframe) & FRAME_ERROR) {
  1191. qe_ep_flushtxfifo(ep);
  1192. dev_vdbg(ep->udc->dev, "The EP0 transmit data have error!\n");
  1193. if (frame_get_info(ep->txframe) & PID_DATA0)
  1194. ep->data01 = 0;
  1195. else
  1196. ep->data01 = 1;
  1197. txcomplete(ep, 1);
  1198. } else
  1199. txcomplete(ep, 0);
  1200. frame_create_tx(ep, ep->txframe); /* send the data */
  1201. return 0;
  1202. }
  1203. /* confirm the already trainsmited bd */
  1204. static int qe_ep_txconf(struct qe_ep *ep)
  1205. {
  1206. struct qe_bd __iomem *bd;
  1207. struct qe_frame *pframe = NULL;
  1208. u32 bdstatus;
  1209. unsigned char breakonrxinterrupt = 0;
  1210. bd = ep->c_txbd;
  1211. bdstatus = in_be32((u32 __iomem *)bd);
  1212. while (!(bdstatus & T_R) && (bdstatus & ~T_W)) {
  1213. pframe = ep->txframe;
  1214. if (bdstatus & DEVICE_T_ERROR) {
  1215. frame_set_status(pframe, FRAME_ERROR);
  1216. if (bdstatus & T_TO)
  1217. pframe->status |= TX_ER_TIMEOUT;
  1218. if (bdstatus & T_UN)
  1219. pframe->status |= TX_ER_UNDERUN;
  1220. }
  1221. /* clear and recycle the BD */
  1222. out_be32((u32 __iomem *)bd, bdstatus & T_W);
  1223. out_be32(&bd->buf, 0);
  1224. if (bdstatus & T_W)
  1225. ep->c_txbd = ep->txbase;
  1226. else
  1227. ep->c_txbd++;
  1228. /* handle the tx frame */
  1229. ep_txframe_handle(ep);
  1230. bd = ep->c_txbd;
  1231. bdstatus = in_be32((u32 __iomem *)bd);
  1232. }
  1233. if (breakonrxinterrupt)
  1234. return -EIO;
  1235. else
  1236. return 0;
  1237. }
  1238. /* Add a request in queue, and try to transmit a packet */
  1239. static int ep_req_send(struct qe_ep *ep, struct qe_req *req)
  1240. {
  1241. int reval = 0;
  1242. if (ep->tx_req == NULL) {
  1243. ep->sent = 0;
  1244. ep->last = 0;
  1245. txcomplete(ep, 0); /* can gain a new tx_req */
  1246. reval = frame_create_tx(ep, ep->txframe);
  1247. }
  1248. return reval;
  1249. }
  1250. /* Maybe this is a good ideal */
  1251. static int ep_req_rx(struct qe_ep *ep, struct qe_req *req)
  1252. {
  1253. struct qe_udc *udc = ep->udc;
  1254. struct qe_frame *pframe = NULL;
  1255. struct qe_bd __iomem *bd;
  1256. u32 bdstatus, length;
  1257. u32 vaddr, fsize;
  1258. u8 *cp;
  1259. u8 finish_req = 0;
  1260. u8 framepid;
  1261. if (list_empty(&ep->queue)) {
  1262. dev_vdbg(udc->dev, "the req already finish!\n");
  1263. return 0;
  1264. }
  1265. pframe = ep->rxframe;
  1266. bd = ep->n_rxbd;
  1267. bdstatus = in_be32((u32 __iomem *)bd);
  1268. length = bdstatus & BD_LENGTH_MASK;
  1269. while (!(bdstatus & R_E) && length) {
  1270. if (finish_req)
  1271. break;
  1272. if ((bdstatus & R_F) && (bdstatus & R_L)
  1273. && !(bdstatus & R_ERROR)) {
  1274. qe_frame_clean(pframe);
  1275. vaddr = (u32)phys_to_virt(in_be32(&bd->buf));
  1276. frame_set_data(pframe, (u8 *)vaddr);
  1277. frame_set_length(pframe, (length - USB_CRC_SIZE));
  1278. frame_set_status(pframe, FRAME_OK);
  1279. switch (bdstatus & R_PID) {
  1280. case R_PID_DATA1:
  1281. frame_set_info(pframe, PID_DATA1); break;
  1282. default:
  1283. frame_set_info(pframe, PID_DATA0); break;
  1284. }
  1285. /* handle the rx frame */
  1286. if (frame_get_info(pframe) & PID_DATA1)
  1287. framepid = 0x1;
  1288. else
  1289. framepid = 0;
  1290. if (framepid != ep->data01) {
  1291. dev_vdbg(udc->dev, "the data01 error!\n");
  1292. } else {
  1293. fsize = frame_get_length(pframe);
  1294. cp = (u8 *)(req->req.buf) + req->req.actual;
  1295. if (cp) {
  1296. memcpy(cp, pframe->data, fsize);
  1297. req->req.actual += fsize;
  1298. if ((fsize < ep->ep.maxpacket)
  1299. || (req->req.actual >=
  1300. req->req.length)) {
  1301. finish_req = 1;
  1302. done(ep, req, 0);
  1303. if (list_empty(&ep->queue))
  1304. qe_eprx_nack(ep);
  1305. }
  1306. }
  1307. qe_ep_toggledata01(ep);
  1308. }
  1309. } else {
  1310. dev_err(udc->dev, "The receive frame with error!\n");
  1311. }
  1312. /* note: don't clear the rxbd's buffer address *
  1313. * only Clear the length */
  1314. out_be32((u32 __iomem *)bd, (bdstatus & BD_STATUS_MASK));
  1315. ep->has_data--;
  1316. /* Get next BD */
  1317. if (bdstatus & R_W)
  1318. bd = ep->rxbase;
  1319. else
  1320. bd++;
  1321. bdstatus = in_be32((u32 __iomem *)bd);
  1322. length = bdstatus & BD_LENGTH_MASK;
  1323. }
  1324. ep->n_rxbd = bd;
  1325. ep_recycle_rxbds(ep);
  1326. return 0;
  1327. }
  1328. /* only add the request in queue */
  1329. static int ep_req_receive(struct qe_ep *ep, struct qe_req *req)
  1330. {
  1331. if (ep->state == EP_STATE_NACK) {
  1332. if (ep->has_data <= 0) {
  1333. /* Enable rx and unmask rx interrupt */
  1334. qe_eprx_normal(ep);
  1335. } else {
  1336. /* Copy the exist BD data */
  1337. ep_req_rx(ep, req);
  1338. }
  1339. }
  1340. return 0;
  1341. }
  1342. /********************************************************************
  1343. Internal Used Function End
  1344. ********************************************************************/
  1345. /*-----------------------------------------------------------------------
  1346. Endpoint Management Functions For Gadget
  1347. -----------------------------------------------------------------------*/
  1348. static int qe_ep_enable(struct usb_ep *_ep,
  1349. const struct usb_endpoint_descriptor *desc)
  1350. {
  1351. struct qe_udc *udc;
  1352. struct qe_ep *ep;
  1353. int retval = 0;
  1354. unsigned char epnum;
  1355. ep = container_of(_ep, struct qe_ep, ep);
  1356. /* catch various bogus parameters */
  1357. if (!_ep || !desc || _ep->name == ep_name[0] ||
  1358. (desc->bDescriptorType != USB_DT_ENDPOINT))
  1359. return -EINVAL;
  1360. udc = ep->udc;
  1361. if (!udc->driver || (udc->gadget.speed == USB_SPEED_UNKNOWN))
  1362. return -ESHUTDOWN;
  1363. epnum = (u8)desc->bEndpointAddress & 0xF;
  1364. retval = qe_ep_init(udc, epnum, desc);
  1365. if (retval != 0) {
  1366. cpm_muram_free(cpm_muram_offset(ep->rxbase));
  1367. dev_dbg(udc->dev, "enable ep%d failed\n", ep->epnum);
  1368. return -EINVAL;
  1369. }
  1370. dev_dbg(udc->dev, "enable ep%d successful\n", ep->epnum);
  1371. return 0;
  1372. }
  1373. static int qe_ep_disable(struct usb_ep *_ep)
  1374. {
  1375. struct qe_udc *udc;
  1376. struct qe_ep *ep;
  1377. unsigned long flags;
  1378. unsigned int size;
  1379. ep = container_of(_ep, struct qe_ep, ep);
  1380. udc = ep->udc;
  1381. if (!_ep || !ep->ep.desc) {
  1382. dev_dbg(udc->dev, "%s not enabled\n", _ep ? ep->ep.name : NULL);
  1383. return -EINVAL;
  1384. }
  1385. spin_lock_irqsave(&udc->lock, flags);
  1386. /* Nuke all pending requests (does flush) */
  1387. nuke(ep, -ESHUTDOWN);
  1388. ep->ep.desc = NULL;
  1389. ep->stopped = 1;
  1390. ep->tx_req = NULL;
  1391. qe_ep_reset(udc, ep->epnum);
  1392. spin_unlock_irqrestore(&udc->lock, flags);
  1393. cpm_muram_free(cpm_muram_offset(ep->rxbase));
  1394. if (ep->dir == USB_DIR_OUT)
  1395. size = (ep->ep.maxpacket + USB_CRC_SIZE + 2) *
  1396. (USB_BDRING_LEN_RX + 1);
  1397. else
  1398. size = (ep->ep.maxpacket + USB_CRC_SIZE + 2) *
  1399. (USB_BDRING_LEN + 1);
  1400. if (ep->dir != USB_DIR_IN) {
  1401. kfree(ep->rxframe);
  1402. if (ep->rxbufmap) {
  1403. dma_unmap_single(udc->gadget.dev.parent,
  1404. ep->rxbuf_d, size,
  1405. DMA_FROM_DEVICE);
  1406. ep->rxbuf_d = DMA_ADDR_INVALID;
  1407. } else {
  1408. dma_sync_single_for_cpu(
  1409. udc->gadget.dev.parent,
  1410. ep->rxbuf_d, size,
  1411. DMA_FROM_DEVICE);
  1412. }
  1413. kfree(ep->rxbuffer);
  1414. }
  1415. if (ep->dir != USB_DIR_OUT)
  1416. kfree(ep->txframe);
  1417. dev_dbg(udc->dev, "disabled %s OK\n", _ep->name);
  1418. return 0;
  1419. }
  1420. static struct usb_request *qe_alloc_request(struct usb_ep *_ep, gfp_t gfp_flags)
  1421. {
  1422. struct qe_req *req;
  1423. req = kzalloc(sizeof(*req), gfp_flags);
  1424. if (!req)
  1425. return NULL;
  1426. req->req.dma = DMA_ADDR_INVALID;
  1427. INIT_LIST_HEAD(&req->queue);
  1428. return &req->req;
  1429. }
  1430. static void qe_free_request(struct usb_ep *_ep, struct usb_request *_req)
  1431. {
  1432. struct qe_req *req;
  1433. req = container_of(_req, struct qe_req, req);
  1434. if (_req)
  1435. kfree(req);
  1436. }
  1437. static int __qe_ep_queue(struct usb_ep *_ep, struct usb_request *_req)
  1438. {
  1439. struct qe_ep *ep = container_of(_ep, struct qe_ep, ep);
  1440. struct qe_req *req = container_of(_req, struct qe_req, req);
  1441. struct qe_udc *udc;
  1442. int reval;
  1443. udc = ep->udc;
  1444. /* catch various bogus parameters */
  1445. if (!_req || !req->req.complete || !req->req.buf
  1446. || !list_empty(&req->queue)) {
  1447. dev_dbg(udc->dev, "bad params\n");
  1448. return -EINVAL;
  1449. }
  1450. if (!_ep || (!ep->ep.desc && ep_index(ep))) {
  1451. dev_dbg(udc->dev, "bad ep\n");
  1452. return -EINVAL;
  1453. }
  1454. if (!udc->driver || udc->gadget.speed == USB_SPEED_UNKNOWN)
  1455. return -ESHUTDOWN;
  1456. req->ep = ep;
  1457. /* map virtual address to hardware */
  1458. if (req->req.dma == DMA_ADDR_INVALID) {
  1459. req->req.dma = dma_map_single(ep->udc->gadget.dev.parent,
  1460. req->req.buf,
  1461. req->req.length,
  1462. ep_is_in(ep)
  1463. ? DMA_TO_DEVICE :
  1464. DMA_FROM_DEVICE);
  1465. req->mapped = 1;
  1466. } else {
  1467. dma_sync_single_for_device(ep->udc->gadget.dev.parent,
  1468. req->req.dma, req->req.length,
  1469. ep_is_in(ep)
  1470. ? DMA_TO_DEVICE :
  1471. DMA_FROM_DEVICE);
  1472. req->mapped = 0;
  1473. }
  1474. req->req.status = -EINPROGRESS;
  1475. req->req.actual = 0;
  1476. list_add_tail(&req->queue, &ep->queue);
  1477. dev_vdbg(udc->dev, "gadget have request in %s! %d\n",
  1478. ep->name, req->req.length);
  1479. /* push the request to device */
  1480. if (ep_is_in(ep))
  1481. reval = ep_req_send(ep, req);
  1482. /* EP0 */
  1483. if (ep_index(ep) == 0 && req->req.length > 0) {
  1484. if (ep_is_in(ep))
  1485. udc->ep0_state = DATA_STATE_XMIT;
  1486. else
  1487. udc->ep0_state = DATA_STATE_RECV;
  1488. }
  1489. if (ep->dir == USB_DIR_OUT)
  1490. reval = ep_req_receive(ep, req);
  1491. return 0;
  1492. }
  1493. /* queues (submits) an I/O request to an endpoint */
  1494. static int qe_ep_queue(struct usb_ep *_ep, struct usb_request *_req,
  1495. gfp_t gfp_flags)
  1496. {
  1497. struct qe_ep *ep = container_of(_ep, struct qe_ep, ep);
  1498. struct qe_udc *udc = ep->udc;
  1499. unsigned long flags;
  1500. int ret;
  1501. spin_lock_irqsave(&udc->lock, flags);
  1502. ret = __qe_ep_queue(_ep, _req);
  1503. spin_unlock_irqrestore(&udc->lock, flags);
  1504. return ret;
  1505. }
  1506. /* dequeues (cancels, unlinks) an I/O request from an endpoint */
  1507. static int qe_ep_dequeue(struct usb_ep *_ep, struct usb_request *_req)
  1508. {
  1509. struct qe_ep *ep = container_of(_ep, struct qe_ep, ep);
  1510. struct qe_req *req;
  1511. unsigned long flags;
  1512. if (!_ep || !_req)
  1513. return -EINVAL;
  1514. spin_lock_irqsave(&ep->udc->lock, flags);
  1515. /* make sure it's actually queued on this endpoint */
  1516. list_for_each_entry(req, &ep->queue, queue) {
  1517. if (&req->req == _req)
  1518. break;
  1519. }
  1520. if (&req->req != _req) {
  1521. spin_unlock_irqrestore(&ep->udc->lock, flags);
  1522. return -EINVAL;
  1523. }
  1524. done(ep, req, -ECONNRESET);
  1525. spin_unlock_irqrestore(&ep->udc->lock, flags);
  1526. return 0;
  1527. }
  1528. /*-----------------------------------------------------------------
  1529. * modify the endpoint halt feature
  1530. * @ep: the non-isochronous endpoint being stalled
  1531. * @value: 1--set halt 0--clear halt
  1532. * Returns zero, or a negative error code.
  1533. *----------------------------------------------------------------*/
  1534. static int qe_ep_set_halt(struct usb_ep *_ep, int value)
  1535. {
  1536. struct qe_ep *ep;
  1537. unsigned long flags;
  1538. int status = -EOPNOTSUPP;
  1539. struct qe_udc *udc;
  1540. ep = container_of(_ep, struct qe_ep, ep);
  1541. if (!_ep || !ep->ep.desc) {
  1542. status = -EINVAL;
  1543. goto out;
  1544. }
  1545. udc = ep->udc;
  1546. /* Attempt to halt IN ep will fail if any transfer requests
  1547. * are still queue */
  1548. if (value && ep_is_in(ep) && !list_empty(&ep->queue)) {
  1549. status = -EAGAIN;
  1550. goto out;
  1551. }
  1552. status = 0;
  1553. spin_lock_irqsave(&ep->udc->lock, flags);
  1554. qe_eptx_stall_change(ep, value);
  1555. qe_eprx_stall_change(ep, value);
  1556. spin_unlock_irqrestore(&ep->udc->lock, flags);
  1557. if (ep->epnum == 0) {
  1558. udc->ep0_state = WAIT_FOR_SETUP;
  1559. udc->ep0_dir = 0;
  1560. }
  1561. /* set data toggle to DATA0 on clear halt */
  1562. if (value == 0)
  1563. ep->data01 = 0;
  1564. out:
  1565. dev_vdbg(udc->dev, "%s %s halt stat %d\n", ep->ep.name,
  1566. value ? "set" : "clear", status);
  1567. return status;
  1568. }
  1569. static struct usb_ep_ops qe_ep_ops = {
  1570. .enable = qe_ep_enable,
  1571. .disable = qe_ep_disable,
  1572. .alloc_request = qe_alloc_request,
  1573. .free_request = qe_free_request,
  1574. .queue = qe_ep_queue,
  1575. .dequeue = qe_ep_dequeue,
  1576. .set_halt = qe_ep_set_halt,
  1577. };
  1578. /*------------------------------------------------------------------------
  1579. Gadget Driver Layer Operations
  1580. ------------------------------------------------------------------------*/
  1581. /* Get the current frame number */
  1582. static int qe_get_frame(struct usb_gadget *gadget)
  1583. {
  1584. struct qe_udc *udc = container_of(gadget, struct qe_udc, gadget);
  1585. u16 tmp;
  1586. tmp = in_be16(&udc->usb_param->frame_n);
  1587. if (tmp & 0x8000)
  1588. tmp = tmp & 0x07ff;
  1589. else
  1590. tmp = -EINVAL;
  1591. return (int)tmp;
  1592. }
  1593. static int fsl_qe_start(struct usb_gadget *gadget,
  1594. struct usb_gadget_driver *driver);
  1595. static int fsl_qe_stop(struct usb_gadget *gadget,
  1596. struct usb_gadget_driver *driver);
  1597. /* defined in usb_gadget.h */
  1598. static const struct usb_gadget_ops qe_gadget_ops = {
  1599. .get_frame = qe_get_frame,
  1600. .udc_start = fsl_qe_start,
  1601. .udc_stop = fsl_qe_stop,
  1602. };
  1603. /*-------------------------------------------------------------------------
  1604. USB ep0 Setup process in BUS Enumeration
  1605. -------------------------------------------------------------------------*/
  1606. static int udc_reset_ep_queue(struct qe_udc *udc, u8 pipe)
  1607. {
  1608. struct qe_ep *ep = &udc->eps[pipe];
  1609. nuke(ep, -ECONNRESET);
  1610. ep->tx_req = NULL;
  1611. return 0;
  1612. }
  1613. static int reset_queues(struct qe_udc *udc)
  1614. {
  1615. u8 pipe;
  1616. for (pipe = 0; pipe < USB_MAX_ENDPOINTS; pipe++)
  1617. udc_reset_ep_queue(udc, pipe);
  1618. /* report disconnect; the driver is already quiesced */
  1619. spin_unlock(&udc->lock);
  1620. udc->driver->disconnect(&udc->gadget);
  1621. spin_lock(&udc->lock);
  1622. return 0;
  1623. }
  1624. static void ch9setaddress(struct qe_udc *udc, u16 value, u16 index,
  1625. u16 length)
  1626. {
  1627. /* Save the new address to device struct */
  1628. udc->device_address = (u8) value;
  1629. /* Update usb state */
  1630. udc->usb_state = USB_STATE_ADDRESS;
  1631. /* Status phase , send a ZLP */
  1632. if (ep0_prime_status(udc, USB_DIR_IN))
  1633. qe_ep0_stall(udc);
  1634. }
  1635. static void ownercomplete(struct usb_ep *_ep, struct usb_request *_req)
  1636. {
  1637. struct qe_req *req = container_of(_req, struct qe_req, req);
  1638. req->req.buf = NULL;
  1639. kfree(req);
  1640. }
  1641. static void ch9getstatus(struct qe_udc *udc, u8 request_type, u16 value,
  1642. u16 index, u16 length)
  1643. {
  1644. u16 usb_status = 0;
  1645. struct qe_req *req;
  1646. struct qe_ep *ep;
  1647. int status = 0;
  1648. ep = &udc->eps[0];
  1649. if ((request_type & USB_RECIP_MASK) == USB_RECIP_DEVICE) {
  1650. /* Get device status */
  1651. usb_status = 1 << USB_DEVICE_SELF_POWERED;
  1652. } else if ((request_type & USB_RECIP_MASK) == USB_RECIP_INTERFACE) {
  1653. /* Get interface status */
  1654. /* We don't have interface information in udc driver */
  1655. usb_status = 0;
  1656. } else if ((request_type & USB_RECIP_MASK) == USB_RECIP_ENDPOINT) {
  1657. /* Get endpoint status */
  1658. int pipe = index & USB_ENDPOINT_NUMBER_MASK;
  1659. struct qe_ep *target_ep = &udc->eps[pipe];
  1660. u16 usep;
  1661. /* stall if endpoint doesn't exist */
  1662. if (!target_ep->ep.desc)
  1663. goto stall;
  1664. usep = in_be16(&udc->usb_regs->usb_usep[pipe]);
  1665. if (index & USB_DIR_IN) {
  1666. if (target_ep->dir != USB_DIR_IN)
  1667. goto stall;
  1668. if ((usep & USB_THS_MASK) == USB_THS_STALL)
  1669. usb_status = 1 << USB_ENDPOINT_HALT;
  1670. } else {
  1671. if (target_ep->dir != USB_DIR_OUT)
  1672. goto stall;
  1673. if ((usep & USB_RHS_MASK) == USB_RHS_STALL)
  1674. usb_status = 1 << USB_ENDPOINT_HALT;
  1675. }
  1676. }
  1677. req = container_of(qe_alloc_request(&ep->ep, GFP_KERNEL),
  1678. struct qe_req, req);
  1679. req->req.length = 2;
  1680. req->req.buf = udc->statusbuf;
  1681. *(u16 *)req->req.buf = cpu_to_le16(usb_status);
  1682. req->req.status = -EINPROGRESS;
  1683. req->req.actual = 0;
  1684. req->req.complete = ownercomplete;
  1685. udc->ep0_dir = USB_DIR_IN;
  1686. /* data phase */
  1687. status = __qe_ep_queue(&ep->ep, &req->req);
  1688. if (status == 0)
  1689. return;
  1690. stall:
  1691. dev_err(udc->dev, "Can't respond to getstatus request \n");
  1692. qe_ep0_stall(udc);
  1693. }
  1694. /* only handle the setup request, suppose the device in normal status */
  1695. static void setup_received_handle(struct qe_udc *udc,
  1696. struct usb_ctrlrequest *setup)
  1697. {
  1698. /* Fix Endian (udc->local_setup_buff is cpu Endian now)*/
  1699. u16 wValue = le16_to_cpu(setup->wValue);
  1700. u16 wIndex = le16_to_cpu(setup->wIndex);
  1701. u16 wLength = le16_to_cpu(setup->wLength);
  1702. /* clear the previous request in the ep0 */
  1703. udc_reset_ep_queue(udc, 0);
  1704. if (setup->bRequestType & USB_DIR_IN)
  1705. udc->ep0_dir = USB_DIR_IN;
  1706. else
  1707. udc->ep0_dir = USB_DIR_OUT;
  1708. switch (setup->bRequest) {
  1709. case USB_REQ_GET_STATUS:
  1710. /* Data+Status phase form udc */
  1711. if ((setup->bRequestType & (USB_DIR_IN | USB_TYPE_MASK))
  1712. != (USB_DIR_IN | USB_TYPE_STANDARD))
  1713. break;
  1714. ch9getstatus(udc, setup->bRequestType, wValue, wIndex,
  1715. wLength);
  1716. return;
  1717. case USB_REQ_SET_ADDRESS:
  1718. /* Status phase from udc */
  1719. if (setup->bRequestType != (USB_DIR_OUT | USB_TYPE_STANDARD |
  1720. USB_RECIP_DEVICE))
  1721. break;
  1722. ch9setaddress(udc, wValue, wIndex, wLength);
  1723. return;
  1724. case USB_REQ_CLEAR_FEATURE:
  1725. case USB_REQ_SET_FEATURE:
  1726. /* Requests with no data phase, status phase from udc */
  1727. if ((setup->bRequestType & USB_TYPE_MASK)
  1728. != USB_TYPE_STANDARD)
  1729. break;
  1730. if ((setup->bRequestType & USB_RECIP_MASK)
  1731. == USB_RECIP_ENDPOINT) {
  1732. int pipe = wIndex & USB_ENDPOINT_NUMBER_MASK;
  1733. struct qe_ep *ep;
  1734. if (wValue != 0 || wLength != 0
  1735. || pipe > USB_MAX_ENDPOINTS)
  1736. break;
  1737. ep = &udc->eps[pipe];
  1738. spin_unlock(&udc->lock);
  1739. qe_ep_set_halt(&ep->ep,
  1740. (setup->bRequest == USB_REQ_SET_FEATURE)
  1741. ? 1 : 0);
  1742. spin_lock(&udc->lock);
  1743. }
  1744. ep0_prime_status(udc, USB_DIR_IN);
  1745. return;
  1746. default:
  1747. break;
  1748. }
  1749. if (wLength) {
  1750. /* Data phase from gadget, status phase from udc */
  1751. if (setup->bRequestType & USB_DIR_IN) {
  1752. udc->ep0_state = DATA_STATE_XMIT;
  1753. udc->ep0_dir = USB_DIR_IN;
  1754. } else {
  1755. udc->ep0_state = DATA_STATE_RECV;
  1756. udc->ep0_dir = USB_DIR_OUT;
  1757. }
  1758. spin_unlock(&udc->lock);
  1759. if (udc->driver->setup(&udc->gadget,
  1760. &udc->local_setup_buff) < 0)
  1761. qe_ep0_stall(udc);
  1762. spin_lock(&udc->lock);
  1763. } else {
  1764. /* No data phase, IN status from gadget */
  1765. udc->ep0_dir = USB_DIR_IN;
  1766. spin_unlock(&udc->lock);
  1767. if (udc->driver->setup(&udc->gadget,
  1768. &udc->local_setup_buff) < 0)
  1769. qe_ep0_stall(udc);
  1770. spin_lock(&udc->lock);
  1771. udc->ep0_state = DATA_STATE_NEED_ZLP;
  1772. }
  1773. }
  1774. /*-------------------------------------------------------------------------
  1775. USB Interrupt handlers
  1776. -------------------------------------------------------------------------*/
  1777. static void suspend_irq(struct qe_udc *udc)
  1778. {
  1779. udc->resume_state = udc->usb_state;
  1780. udc->usb_state = USB_STATE_SUSPENDED;
  1781. /* report suspend to the driver ,serial.c not support this*/
  1782. if (udc->driver->suspend)
  1783. udc->driver->suspend(&udc->gadget);
  1784. }
  1785. static void resume_irq(struct qe_udc *udc)
  1786. {
  1787. udc->usb_state = udc->resume_state;
  1788. udc->resume_state = 0;
  1789. /* report resume to the driver , serial.c not support this*/
  1790. if (udc->driver->resume)
  1791. udc->driver->resume(&udc->gadget);
  1792. }
  1793. static void idle_irq(struct qe_udc *udc)
  1794. {
  1795. u8 usbs;
  1796. usbs = in_8(&udc->usb_regs->usb_usbs);
  1797. if (usbs & USB_IDLE_STATUS_MASK) {
  1798. if ((udc->usb_state) != USB_STATE_SUSPENDED)
  1799. suspend_irq(udc);
  1800. } else {
  1801. if (udc->usb_state == USB_STATE_SUSPENDED)
  1802. resume_irq(udc);
  1803. }
  1804. }
  1805. static int reset_irq(struct qe_udc *udc)
  1806. {
  1807. unsigned char i;
  1808. if (udc->usb_state == USB_STATE_DEFAULT)
  1809. return 0;
  1810. qe_usb_disable(udc);
  1811. out_8(&udc->usb_regs->usb_usadr, 0);
  1812. for (i = 0; i < USB_MAX_ENDPOINTS; i++) {
  1813. if (udc->eps[i].init)
  1814. qe_ep_reset(udc, i);
  1815. }
  1816. reset_queues(udc);
  1817. udc->usb_state = USB_STATE_DEFAULT;
  1818. udc->ep0_state = WAIT_FOR_SETUP;
  1819. udc->ep0_dir = USB_DIR_OUT;
  1820. qe_usb_enable(udc);
  1821. return 0;
  1822. }
  1823. static int bsy_irq(struct qe_udc *udc)
  1824. {
  1825. return 0;
  1826. }
  1827. static int txe_irq(struct qe_udc *udc)
  1828. {
  1829. return 0;
  1830. }
  1831. /* ep0 tx interrupt also in here */
  1832. static int tx_irq(struct qe_udc *udc)
  1833. {
  1834. struct qe_ep *ep;
  1835. struct qe_bd __iomem *bd;
  1836. int i, res = 0;
  1837. if ((udc->usb_state == USB_STATE_ADDRESS)
  1838. && (in_8(&udc->usb_regs->usb_usadr) == 0))
  1839. out_8(&udc->usb_regs->usb_usadr, udc->device_address);
  1840. for (i = (USB_MAX_ENDPOINTS-1); ((i >= 0) && (res == 0)); i--) {
  1841. ep = &udc->eps[i];
  1842. if (ep && ep->init && (ep->dir != USB_DIR_OUT)) {
  1843. bd = ep->c_txbd;
  1844. if (!(in_be32((u32 __iomem *)bd) & T_R)
  1845. && (in_be32(&bd->buf))) {
  1846. /* confirm the transmitted bd */
  1847. if (ep->epnum == 0)
  1848. res = qe_ep0_txconf(ep);
  1849. else
  1850. res = qe_ep_txconf(ep);
  1851. }
  1852. }
  1853. }
  1854. return res;
  1855. }
  1856. /* setup packect's rx is handle in the function too */
  1857. static void rx_irq(struct qe_udc *udc)
  1858. {
  1859. struct qe_ep *ep;
  1860. struct qe_bd __iomem *bd;
  1861. int i;
  1862. for (i = 0; i < USB_MAX_ENDPOINTS; i++) {
  1863. ep = &udc->eps[i];
  1864. if (ep && ep->init && (ep->dir != USB_DIR_IN)) {
  1865. bd = ep->n_rxbd;
  1866. if (!(in_be32((u32 __iomem *)bd) & R_E)
  1867. && (in_be32(&bd->buf))) {
  1868. if (ep->epnum == 0) {
  1869. qe_ep0_rx(udc);
  1870. } else {
  1871. /*non-setup package receive*/
  1872. qe_ep_rx(ep);
  1873. }
  1874. }
  1875. }
  1876. }
  1877. }
  1878. static irqreturn_t qe_udc_irq(int irq, void *_udc)
  1879. {
  1880. struct qe_udc *udc = (struct qe_udc *)_udc;
  1881. u16 irq_src;
  1882. irqreturn_t status = IRQ_NONE;
  1883. unsigned long flags;
  1884. spin_lock_irqsave(&udc->lock, flags);
  1885. irq_src = in_be16(&udc->usb_regs->usb_usber) &
  1886. in_be16(&udc->usb_regs->usb_usbmr);
  1887. /* Clear notification bits */
  1888. out_be16(&udc->usb_regs->usb_usber, irq_src);
  1889. /* USB Interrupt */
  1890. if (irq_src & USB_E_IDLE_MASK) {
  1891. idle_irq(udc);
  1892. irq_src &= ~USB_E_IDLE_MASK;
  1893. status = IRQ_HANDLED;
  1894. }
  1895. if (irq_src & USB_E_TXB_MASK) {
  1896. tx_irq(udc);
  1897. irq_src &= ~USB_E_TXB_MASK;
  1898. status = IRQ_HANDLED;
  1899. }
  1900. if (irq_src & USB_E_RXB_MASK) {
  1901. rx_irq(udc);
  1902. irq_src &= ~USB_E_RXB_MASK;
  1903. status = IRQ_HANDLED;
  1904. }
  1905. if (irq_src & USB_E_RESET_MASK) {
  1906. reset_irq(udc);
  1907. irq_src &= ~USB_E_RESET_MASK;
  1908. status = IRQ_HANDLED;
  1909. }
  1910. if (irq_src & USB_E_BSY_MASK) {
  1911. bsy_irq(udc);
  1912. irq_src &= ~USB_E_BSY_MASK;
  1913. status = IRQ_HANDLED;
  1914. }
  1915. if (irq_src & USB_E_TXE_MASK) {
  1916. txe_irq(udc);
  1917. irq_src &= ~USB_E_TXE_MASK;
  1918. status = IRQ_HANDLED;
  1919. }
  1920. spin_unlock_irqrestore(&udc->lock, flags);
  1921. return status;
  1922. }
  1923. /*-------------------------------------------------------------------------
  1924. Gadget driver probe and unregister.
  1925. --------------------------------------------------------------------------*/
  1926. static int fsl_qe_start(struct usb_gadget *gadget,
  1927. struct usb_gadget_driver *driver)
  1928. {
  1929. struct qe_udc *udc;
  1930. unsigned long flags;
  1931. udc = container_of(gadget, struct qe_udc, gadget);
  1932. /* lock is needed but whether should use this lock or another */
  1933. spin_lock_irqsave(&udc->lock, flags);
  1934. driver->driver.bus = NULL;
  1935. /* hook up the driver */
  1936. udc->driver = driver;
  1937. udc->gadget.speed = driver->max_speed;
  1938. /* Enable IRQ reg and Set usbcmd reg EN bit */
  1939. qe_usb_enable(udc);
  1940. out_be16(&udc->usb_regs->usb_usber, 0xffff);
  1941. out_be16(&udc->usb_regs->usb_usbmr, USB_E_DEFAULT_DEVICE);
  1942. udc->usb_state = USB_STATE_ATTACHED;
  1943. udc->ep0_state = WAIT_FOR_SETUP;
  1944. udc->ep0_dir = USB_DIR_OUT;
  1945. spin_unlock_irqrestore(&udc->lock, flags);
  1946. dev_info(udc->dev, "%s bind to driver %s\n", udc->gadget.name,
  1947. driver->driver.name);
  1948. return 0;
  1949. }
  1950. static int fsl_qe_stop(struct usb_gadget *gadget,
  1951. struct usb_gadget_driver *driver)
  1952. {
  1953. struct qe_udc *udc;
  1954. struct qe_ep *loop_ep;
  1955. unsigned long flags;
  1956. udc = container_of(gadget, struct qe_udc, gadget);
  1957. /* stop usb controller, disable intr */
  1958. qe_usb_disable(udc);
  1959. /* in fact, no needed */
  1960. udc->usb_state = USB_STATE_ATTACHED;
  1961. udc->ep0_state = WAIT_FOR_SETUP;
  1962. udc->ep0_dir = 0;
  1963. /* stand operation */
  1964. spin_lock_irqsave(&udc->lock, flags);
  1965. udc->gadget.speed = USB_SPEED_UNKNOWN;
  1966. nuke(&udc->eps[0], -ESHUTDOWN);
  1967. list_for_each_entry(loop_ep, &udc->gadget.ep_list, ep.ep_list)
  1968. nuke(loop_ep, -ESHUTDOWN);
  1969. spin_unlock_irqrestore(&udc->lock, flags);
  1970. udc->driver = NULL;
  1971. dev_info(udc->dev, "unregistered gadget driver '%s'\r\n",
  1972. driver->driver.name);
  1973. return 0;
  1974. }
  1975. /* udc structure's alloc and setup, include ep-param alloc */
  1976. static struct qe_udc *qe_udc_config(struct platform_device *ofdev)
  1977. {
  1978. struct qe_udc *udc;
  1979. struct device_node *np = ofdev->dev.of_node;
  1980. unsigned int tmp_addr = 0;
  1981. struct usb_device_para __iomem *usbpram;
  1982. unsigned int i;
  1983. u64 size;
  1984. u32 offset;
  1985. udc = kzalloc(sizeof(*udc), GFP_KERNEL);
  1986. if (udc == NULL) {
  1987. dev_err(&ofdev->dev, "malloc udc failed\n");
  1988. goto cleanup;
  1989. }
  1990. udc->dev = &ofdev->dev;
  1991. /* get default address of usb parameter in MURAM from device tree */
  1992. offset = *of_get_address(np, 1, &size, NULL);
  1993. udc->usb_param = cpm_muram_addr(offset);
  1994. memset_io(udc->usb_param, 0, size);
  1995. usbpram = udc->usb_param;
  1996. out_be16(&usbpram->frame_n, 0);
  1997. out_be32(&usbpram->rstate, 0);
  1998. tmp_addr = cpm_muram_alloc((USB_MAX_ENDPOINTS *
  1999. sizeof(struct usb_ep_para)),
  2000. USB_EP_PARA_ALIGNMENT);
  2001. if (IS_ERR_VALUE(tmp_addr))
  2002. goto cleanup;
  2003. for (i = 0; i < USB_MAX_ENDPOINTS; i++) {
  2004. out_be16(&usbpram->epptr[i], (u16)tmp_addr);
  2005. udc->ep_param[i] = cpm_muram_addr(tmp_addr);
  2006. tmp_addr += 32;
  2007. }
  2008. memset_io(udc->ep_param[0], 0,
  2009. USB_MAX_ENDPOINTS * sizeof(struct usb_ep_para));
  2010. udc->resume_state = USB_STATE_NOTATTACHED;
  2011. udc->usb_state = USB_STATE_POWERED;
  2012. udc->ep0_dir = 0;
  2013. spin_lock_init(&udc->lock);
  2014. return udc;
  2015. cleanup:
  2016. kfree(udc);
  2017. return NULL;
  2018. }
  2019. /* USB Controller register init */
  2020. static int qe_udc_reg_init(struct qe_udc *udc)
  2021. {
  2022. struct usb_ctlr __iomem *qe_usbregs;
  2023. qe_usbregs = udc->usb_regs;
  2024. /* Spec says that we must enable the USB controller to change mode. */
  2025. out_8(&qe_usbregs->usb_usmod, 0x01);
  2026. /* Mode changed, now disable it, since muram isn't initialized yet. */
  2027. out_8(&qe_usbregs->usb_usmod, 0x00);
  2028. /* Initialize the rest. */
  2029. out_be16(&qe_usbregs->usb_usbmr, 0);
  2030. out_8(&qe_usbregs->usb_uscom, 0);
  2031. out_be16(&qe_usbregs->usb_usber, USBER_ALL_CLEAR);
  2032. return 0;
  2033. }
  2034. static int qe_ep_config(struct qe_udc *udc, unsigned char pipe_num)
  2035. {
  2036. struct qe_ep *ep = &udc->eps[pipe_num];
  2037. ep->udc = udc;
  2038. strcpy(ep->name, ep_name[pipe_num]);
  2039. ep->ep.name = ep_name[pipe_num];
  2040. ep->ep.ops = &qe_ep_ops;
  2041. ep->stopped = 1;
  2042. ep->ep.maxpacket = (unsigned short) ~0;
  2043. ep->ep.desc = NULL;
  2044. ep->dir = 0xff;
  2045. ep->epnum = (u8)pipe_num;
  2046. ep->sent = 0;
  2047. ep->last = 0;
  2048. ep->init = 0;
  2049. ep->rxframe = NULL;
  2050. ep->txframe = NULL;
  2051. ep->tx_req = NULL;
  2052. ep->state = EP_STATE_IDLE;
  2053. ep->has_data = 0;
  2054. /* the queue lists any req for this ep */
  2055. INIT_LIST_HEAD(&ep->queue);
  2056. /* gagdet.ep_list used for ep_autoconfig so no ep0*/
  2057. if (pipe_num != 0)
  2058. list_add_tail(&ep->ep.ep_list, &udc->gadget.ep_list);
  2059. ep->gadget = &udc->gadget;
  2060. return 0;
  2061. }
  2062. /*-----------------------------------------------------------------------
  2063. * UDC device Driver operation functions *
  2064. *----------------------------------------------------------------------*/
  2065. static void qe_udc_release(struct device *dev)
  2066. {
  2067. struct qe_udc *udc = container_of(dev, struct qe_udc, gadget.dev);
  2068. int i;
  2069. complete(udc->done);
  2070. cpm_muram_free(cpm_muram_offset(udc->ep_param[0]));
  2071. for (i = 0; i < USB_MAX_ENDPOINTS; i++)
  2072. udc->ep_param[i] = NULL;
  2073. kfree(udc);
  2074. }
  2075. /* Driver probe functions */
  2076. static const struct of_device_id qe_udc_match[];
  2077. static int qe_udc_probe(struct platform_device *ofdev)
  2078. {
  2079. struct qe_udc *udc;
  2080. const struct of_device_id *match;
  2081. struct device_node *np = ofdev->dev.of_node;
  2082. struct qe_ep *ep;
  2083. unsigned int ret = 0;
  2084. unsigned int i;
  2085. const void *prop;
  2086. match = of_match_device(qe_udc_match, &ofdev->dev);
  2087. if (!match)
  2088. return -EINVAL;
  2089. prop = of_get_property(np, "mode", NULL);
  2090. if (!prop || strcmp(prop, "peripheral"))
  2091. return -ENODEV;
  2092. /* Initialize the udc structure including QH member and other member */
  2093. udc = qe_udc_config(ofdev);
  2094. if (!udc) {
  2095. dev_err(&ofdev->dev, "failed to initialize\n");
  2096. return -ENOMEM;
  2097. }
  2098. udc->soc_type = (unsigned long)match->data;
  2099. udc->usb_regs = of_iomap(np, 0);
  2100. if (!udc->usb_regs) {
  2101. ret = -ENOMEM;
  2102. goto err1;
  2103. }
  2104. /* initialize usb hw reg except for regs for EP,
  2105. * leave usbintr reg untouched*/
  2106. qe_udc_reg_init(udc);
  2107. /* here comes the stand operations for probe
  2108. * set the qe_udc->gadget.xxx */
  2109. udc->gadget.ops = &qe_gadget_ops;
  2110. /* gadget.ep0 is a pointer */
  2111. udc->gadget.ep0 = &udc->eps[0].ep;
  2112. INIT_LIST_HEAD(&udc->gadget.ep_list);
  2113. /* modify in register gadget process */
  2114. udc->gadget.speed = USB_SPEED_UNKNOWN;
  2115. /* name: Identifies the controller hardware type. */
  2116. udc->gadget.name = driver_name;
  2117. udc->gadget.dev.parent = &ofdev->dev;
  2118. /* initialize qe_ep struct */
  2119. for (i = 0; i < USB_MAX_ENDPOINTS ; i++) {
  2120. /* because the ep type isn't decide here so
  2121. * qe_ep_init() should be called in ep_enable() */
  2122. /* setup the qe_ep struct and link ep.ep.list
  2123. * into gadget.ep_list */
  2124. qe_ep_config(udc, (unsigned char)i);
  2125. }
  2126. /* ep0 initialization in here */
  2127. ret = qe_ep_init(udc, 0, &qe_ep0_desc);
  2128. if (ret)
  2129. goto err2;
  2130. /* create a buf for ZLP send, need to remain zeroed */
  2131. udc->nullbuf = kzalloc(256, GFP_KERNEL);
  2132. if (udc->nullbuf == NULL) {
  2133. dev_err(udc->dev, "cannot alloc nullbuf\n");
  2134. ret = -ENOMEM;
  2135. goto err3;
  2136. }
  2137. /* buffer for data of get_status request */
  2138. udc->statusbuf = kzalloc(2, GFP_KERNEL);
  2139. if (udc->statusbuf == NULL) {
  2140. ret = -ENOMEM;
  2141. goto err4;
  2142. }
  2143. udc->nullp = virt_to_phys((void *)udc->nullbuf);
  2144. if (udc->nullp == DMA_ADDR_INVALID) {
  2145. udc->nullp = dma_map_single(
  2146. udc->gadget.dev.parent,
  2147. udc->nullbuf,
  2148. 256,
  2149. DMA_TO_DEVICE);
  2150. udc->nullmap = 1;
  2151. } else {
  2152. dma_sync_single_for_device(udc->gadget.dev.parent,
  2153. udc->nullp, 256,
  2154. DMA_TO_DEVICE);
  2155. }
  2156. tasklet_init(&udc->rx_tasklet, ep_rx_tasklet,
  2157. (unsigned long)udc);
  2158. /* request irq and disable DR */
  2159. udc->usb_irq = irq_of_parse_and_map(np, 0);
  2160. if (!udc->usb_irq) {
  2161. ret = -EINVAL;
  2162. goto err_noirq;
  2163. }
  2164. ret = request_irq(udc->usb_irq, qe_udc_irq, 0,
  2165. driver_name, udc);
  2166. if (ret) {
  2167. dev_err(udc->dev, "cannot request irq %d err %d\n",
  2168. udc->usb_irq, ret);
  2169. goto err5;
  2170. }
  2171. ret = usb_add_gadget_udc_release(&ofdev->dev, &udc->gadget,
  2172. qe_udc_release);
  2173. if (ret)
  2174. goto err6;
  2175. platform_set_drvdata(ofdev, udc);
  2176. dev_info(udc->dev,
  2177. "%s USB controller initialized as device\n",
  2178. (udc->soc_type == PORT_QE) ? "QE" : "CPM");
  2179. return 0;
  2180. err6:
  2181. free_irq(udc->usb_irq, udc);
  2182. err5:
  2183. irq_dispose_mapping(udc->usb_irq);
  2184. err_noirq:
  2185. if (udc->nullmap) {
  2186. dma_unmap_single(udc->gadget.dev.parent,
  2187. udc->nullp, 256,
  2188. DMA_TO_DEVICE);
  2189. udc->nullp = DMA_ADDR_INVALID;
  2190. } else {
  2191. dma_sync_single_for_cpu(udc->gadget.dev.parent,
  2192. udc->nullp, 256,
  2193. DMA_TO_DEVICE);
  2194. }
  2195. kfree(udc->statusbuf);
  2196. err4:
  2197. kfree(udc->nullbuf);
  2198. err3:
  2199. ep = &udc->eps[0];
  2200. cpm_muram_free(cpm_muram_offset(ep->rxbase));
  2201. kfree(ep->rxframe);
  2202. kfree(ep->rxbuffer);
  2203. kfree(ep->txframe);
  2204. err2:
  2205. iounmap(udc->usb_regs);
  2206. err1:
  2207. kfree(udc);
  2208. return ret;
  2209. }
  2210. #ifdef CONFIG_PM
  2211. static int qe_udc_suspend(struct platform_device *dev, pm_message_t state)
  2212. {
  2213. return -ENOTSUPP;
  2214. }
  2215. static int qe_udc_resume(struct platform_device *dev)
  2216. {
  2217. return -ENOTSUPP;
  2218. }
  2219. #endif
  2220. static int qe_udc_remove(struct platform_device *ofdev)
  2221. {
  2222. struct qe_udc *udc = platform_get_drvdata(ofdev);
  2223. struct qe_ep *ep;
  2224. unsigned int size;
  2225. DECLARE_COMPLETION(done);
  2226. usb_del_gadget_udc(&udc->gadget);
  2227. udc->done = &done;
  2228. tasklet_disable(&udc->rx_tasklet);
  2229. if (udc->nullmap) {
  2230. dma_unmap_single(udc->gadget.dev.parent,
  2231. udc->nullp, 256,
  2232. DMA_TO_DEVICE);
  2233. udc->nullp = DMA_ADDR_INVALID;
  2234. } else {
  2235. dma_sync_single_for_cpu(udc->gadget.dev.parent,
  2236. udc->nullp, 256,
  2237. DMA_TO_DEVICE);
  2238. }
  2239. kfree(udc->statusbuf);
  2240. kfree(udc->nullbuf);
  2241. ep = &udc->eps[0];
  2242. cpm_muram_free(cpm_muram_offset(ep->rxbase));
  2243. size = (ep->ep.maxpacket + USB_CRC_SIZE + 2) * (USB_BDRING_LEN + 1);
  2244. kfree(ep->rxframe);
  2245. if (ep->rxbufmap) {
  2246. dma_unmap_single(udc->gadget.dev.parent,
  2247. ep->rxbuf_d, size,
  2248. DMA_FROM_DEVICE);
  2249. ep->rxbuf_d = DMA_ADDR_INVALID;
  2250. } else {
  2251. dma_sync_single_for_cpu(udc->gadget.dev.parent,
  2252. ep->rxbuf_d, size,
  2253. DMA_FROM_DEVICE);
  2254. }
  2255. kfree(ep->rxbuffer);
  2256. kfree(ep->txframe);
  2257. free_irq(udc->usb_irq, udc);
  2258. irq_dispose_mapping(udc->usb_irq);
  2259. tasklet_kill(&udc->rx_tasklet);
  2260. iounmap(udc->usb_regs);
  2261. /* wait for release() of gadget.dev to free udc */
  2262. wait_for_completion(&done);
  2263. return 0;
  2264. }
  2265. /*-------------------------------------------------------------------------*/
  2266. static const struct of_device_id qe_udc_match[] = {
  2267. {
  2268. .compatible = "fsl,mpc8323-qe-usb",
  2269. .data = (void *)PORT_QE,
  2270. },
  2271. {
  2272. .compatible = "fsl,mpc8360-qe-usb",
  2273. .data = (void *)PORT_QE,
  2274. },
  2275. {
  2276. .compatible = "fsl,mpc8272-cpm-usb",
  2277. .data = (void *)PORT_CPM,
  2278. },
  2279. {},
  2280. };
  2281. MODULE_DEVICE_TABLE(of, qe_udc_match);
  2282. static struct platform_driver udc_driver = {
  2283. .driver = {
  2284. .name = (char *)driver_name,
  2285. .owner = THIS_MODULE,
  2286. .of_match_table = qe_udc_match,
  2287. },
  2288. .probe = qe_udc_probe,
  2289. .remove = qe_udc_remove,
  2290. #ifdef CONFIG_PM
  2291. .suspend = qe_udc_suspend,
  2292. .resume = qe_udc_resume,
  2293. #endif
  2294. };
  2295. module_platform_driver(udc_driver);
  2296. MODULE_DESCRIPTION(DRIVER_DESC);
  2297. MODULE_AUTHOR(DRIVER_AUTHOR);
  2298. MODULE_LICENSE("GPL");