qla_mr.c 93 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587
  1. /*
  2. * QLogic Fibre Channel HBA Driver
  3. * Copyright (c) 2003-2013 QLogic Corporation
  4. *
  5. * See LICENSE.qla2xxx for copyright and licensing details.
  6. */
  7. #include "qla_def.h"
  8. #include <linux/delay.h>
  9. #include <linux/pci.h>
  10. #include <linux/ratelimit.h>
  11. #include <linux/vmalloc.h>
  12. #include <scsi/scsi_tcq.h>
  13. #include <linux/utsname.h>
  14. /* QLAFX00 specific Mailbox implementation functions */
  15. /*
  16. * qlafx00_mailbox_command
  17. * Issue mailbox command and waits for completion.
  18. *
  19. * Input:
  20. * ha = adapter block pointer.
  21. * mcp = driver internal mbx struct pointer.
  22. *
  23. * Output:
  24. * mb[MAX_MAILBOX_REGISTER_COUNT] = returned mailbox data.
  25. *
  26. * Returns:
  27. * 0 : QLA_SUCCESS = cmd performed success
  28. * 1 : QLA_FUNCTION_FAILED (error encountered)
  29. * 6 : QLA_FUNCTION_TIMEOUT (timeout condition encountered)
  30. *
  31. * Context:
  32. * Kernel context.
  33. */
  34. static int
  35. qlafx00_mailbox_command(scsi_qla_host_t *vha, struct mbx_cmd_32 *mcp)
  36. {
  37. int rval;
  38. unsigned long flags = 0;
  39. device_reg_t __iomem *reg;
  40. uint8_t abort_active;
  41. uint8_t io_lock_on;
  42. uint16_t command = 0;
  43. uint32_t *iptr;
  44. uint32_t __iomem *optr;
  45. uint32_t cnt;
  46. uint32_t mboxes;
  47. unsigned long wait_time;
  48. struct qla_hw_data *ha = vha->hw;
  49. scsi_qla_host_t *base_vha = pci_get_drvdata(ha->pdev);
  50. if (ha->pdev->error_state > pci_channel_io_frozen) {
  51. ql_log(ql_log_warn, vha, 0x115c,
  52. "error_state is greater than pci_channel_io_frozen, "
  53. "exiting.\n");
  54. return QLA_FUNCTION_TIMEOUT;
  55. }
  56. if (vha->device_flags & DFLG_DEV_FAILED) {
  57. ql_log(ql_log_warn, vha, 0x115f,
  58. "Device in failed state, exiting.\n");
  59. return QLA_FUNCTION_TIMEOUT;
  60. }
  61. reg = ha->iobase;
  62. io_lock_on = base_vha->flags.init_done;
  63. rval = QLA_SUCCESS;
  64. abort_active = test_bit(ABORT_ISP_ACTIVE, &base_vha->dpc_flags);
  65. if (ha->flags.pci_channel_io_perm_failure) {
  66. ql_log(ql_log_warn, vha, 0x1175,
  67. "Perm failure on EEH timeout MBX, exiting.\n");
  68. return QLA_FUNCTION_TIMEOUT;
  69. }
  70. if (ha->flags.isp82xx_fw_hung) {
  71. /* Setting Link-Down error */
  72. mcp->mb[0] = MBS_LINK_DOWN_ERROR;
  73. ql_log(ql_log_warn, vha, 0x1176,
  74. "FW hung = %d.\n", ha->flags.isp82xx_fw_hung);
  75. rval = QLA_FUNCTION_FAILED;
  76. goto premature_exit;
  77. }
  78. /*
  79. * Wait for active mailbox commands to finish by waiting at most tov
  80. * seconds. This is to serialize actual issuing of mailbox cmds during
  81. * non ISP abort time.
  82. */
  83. if (!wait_for_completion_timeout(&ha->mbx_cmd_comp, mcp->tov * HZ)) {
  84. /* Timeout occurred. Return error. */
  85. ql_log(ql_log_warn, vha, 0x1177,
  86. "Cmd access timeout, cmd=0x%x, Exiting.\n",
  87. mcp->mb[0]);
  88. return QLA_FUNCTION_TIMEOUT;
  89. }
  90. ha->flags.mbox_busy = 1;
  91. /* Save mailbox command for debug */
  92. ha->mcp32 = mcp;
  93. ql_dbg(ql_dbg_mbx, vha, 0x1178,
  94. "Prepare to issue mbox cmd=0x%x.\n", mcp->mb[0]);
  95. spin_lock_irqsave(&ha->hardware_lock, flags);
  96. /* Load mailbox registers. */
  97. optr = (uint32_t __iomem *)&reg->ispfx00.mailbox0;
  98. iptr = mcp->mb;
  99. command = mcp->mb[0];
  100. mboxes = mcp->out_mb;
  101. for (cnt = 0; cnt < ha->mbx_count; cnt++) {
  102. if (mboxes & BIT_0)
  103. WRT_REG_DWORD(optr, *iptr);
  104. mboxes >>= 1;
  105. optr++;
  106. iptr++;
  107. }
  108. /* Issue set host interrupt command to send cmd out. */
  109. ha->flags.mbox_int = 0;
  110. clear_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags);
  111. ql_dump_buffer(ql_dbg_mbx + ql_dbg_buffer, vha, 0x1172,
  112. (uint8_t *)mcp->mb, 16);
  113. ql_dump_buffer(ql_dbg_mbx + ql_dbg_buffer, vha, 0x1173,
  114. ((uint8_t *)mcp->mb + 0x10), 16);
  115. ql_dump_buffer(ql_dbg_mbx + ql_dbg_buffer, vha, 0x1174,
  116. ((uint8_t *)mcp->mb + 0x20), 8);
  117. /* Unlock mbx registers and wait for interrupt */
  118. ql_dbg(ql_dbg_mbx, vha, 0x1179,
  119. "Going to unlock irq & waiting for interrupts. "
  120. "jiffies=%lx.\n", jiffies);
  121. /* Wait for mbx cmd completion until timeout */
  122. if ((!abort_active && io_lock_on) || IS_NOPOLLING_TYPE(ha)) {
  123. set_bit(MBX_INTR_WAIT, &ha->mbx_cmd_flags);
  124. QLAFX00_SET_HST_INTR(ha, ha->mbx_intr_code);
  125. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  126. wait_for_completion_timeout(&ha->mbx_intr_comp, mcp->tov * HZ);
  127. } else {
  128. ql_dbg(ql_dbg_mbx, vha, 0x112c,
  129. "Cmd=%x Polling Mode.\n", command);
  130. QLAFX00_SET_HST_INTR(ha, ha->mbx_intr_code);
  131. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  132. wait_time = jiffies + mcp->tov * HZ; /* wait at most tov secs */
  133. while (!ha->flags.mbox_int) {
  134. if (time_after(jiffies, wait_time))
  135. break;
  136. /* Check for pending interrupts. */
  137. qla2x00_poll(ha->rsp_q_map[0]);
  138. if (!ha->flags.mbox_int &&
  139. !(IS_QLA2200(ha) &&
  140. command == MBC_LOAD_RISC_RAM_EXTENDED))
  141. usleep_range(10000, 11000);
  142. } /* while */
  143. ql_dbg(ql_dbg_mbx, vha, 0x112d,
  144. "Waited %d sec.\n",
  145. (uint)((jiffies - (wait_time - (mcp->tov * HZ)))/HZ));
  146. }
  147. /* Check whether we timed out */
  148. if (ha->flags.mbox_int) {
  149. uint32_t *iptr2;
  150. ql_dbg(ql_dbg_mbx, vha, 0x112e,
  151. "Cmd=%x completed.\n", command);
  152. /* Got interrupt. Clear the flag. */
  153. ha->flags.mbox_int = 0;
  154. clear_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags);
  155. if (ha->mailbox_out32[0] != MBS_COMMAND_COMPLETE)
  156. rval = QLA_FUNCTION_FAILED;
  157. /* Load return mailbox registers. */
  158. iptr2 = mcp->mb;
  159. iptr = (uint32_t *)&ha->mailbox_out32[0];
  160. mboxes = mcp->in_mb;
  161. for (cnt = 0; cnt < ha->mbx_count; cnt++) {
  162. if (mboxes & BIT_0)
  163. *iptr2 = *iptr;
  164. mboxes >>= 1;
  165. iptr2++;
  166. iptr++;
  167. }
  168. } else {
  169. rval = QLA_FUNCTION_TIMEOUT;
  170. }
  171. ha->flags.mbox_busy = 0;
  172. /* Clean up */
  173. ha->mcp32 = NULL;
  174. if ((abort_active || !io_lock_on) && !IS_NOPOLLING_TYPE(ha)) {
  175. ql_dbg(ql_dbg_mbx, vha, 0x113a,
  176. "checking for additional resp interrupt.\n");
  177. /* polling mode for non isp_abort commands. */
  178. qla2x00_poll(ha->rsp_q_map[0]);
  179. }
  180. if (rval == QLA_FUNCTION_TIMEOUT &&
  181. mcp->mb[0] != MBC_GEN_SYSTEM_ERROR) {
  182. if (!io_lock_on || (mcp->flags & IOCTL_CMD) ||
  183. ha->flags.eeh_busy) {
  184. /* not in dpc. schedule it for dpc to take over. */
  185. ql_dbg(ql_dbg_mbx, vha, 0x115d,
  186. "Timeout, schedule isp_abort_needed.\n");
  187. if (!test_bit(ISP_ABORT_NEEDED, &vha->dpc_flags) &&
  188. !test_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags) &&
  189. !test_bit(ISP_ABORT_RETRY, &vha->dpc_flags)) {
  190. ql_log(ql_log_info, base_vha, 0x115e,
  191. "Mailbox cmd timeout occurred, cmd=0x%x, "
  192. "mb[0]=0x%x, eeh_busy=0x%x. Scheduling ISP "
  193. "abort.\n", command, mcp->mb[0],
  194. ha->flags.eeh_busy);
  195. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  196. qla2xxx_wake_dpc(vha);
  197. }
  198. } else if (!abort_active) {
  199. /* call abort directly since we are in the DPC thread */
  200. ql_dbg(ql_dbg_mbx, vha, 0x1160,
  201. "Timeout, calling abort_isp.\n");
  202. if (!test_bit(ISP_ABORT_NEEDED, &vha->dpc_flags) &&
  203. !test_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags) &&
  204. !test_bit(ISP_ABORT_RETRY, &vha->dpc_flags)) {
  205. ql_log(ql_log_info, base_vha, 0x1161,
  206. "Mailbox cmd timeout occurred, cmd=0x%x, "
  207. "mb[0]=0x%x. Scheduling ISP abort ",
  208. command, mcp->mb[0]);
  209. set_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags);
  210. clear_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  211. if (ha->isp_ops->abort_isp(vha)) {
  212. /* Failed. retry later. */
  213. set_bit(ISP_ABORT_NEEDED,
  214. &vha->dpc_flags);
  215. }
  216. clear_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags);
  217. ql_dbg(ql_dbg_mbx, vha, 0x1162,
  218. "Finished abort_isp.\n");
  219. }
  220. }
  221. }
  222. premature_exit:
  223. /* Allow next mbx cmd to come in. */
  224. complete(&ha->mbx_cmd_comp);
  225. if (rval) {
  226. ql_log(ql_log_warn, base_vha, 0x1163,
  227. "**** Failed mbx[0]=%x, mb[1]=%x, mb[2]=%x, "
  228. "mb[3]=%x, cmd=%x ****.\n",
  229. mcp->mb[0], mcp->mb[1], mcp->mb[2], mcp->mb[3], command);
  230. } else {
  231. ql_dbg(ql_dbg_mbx, base_vha, 0x1164, "Done %s.\n", __func__);
  232. }
  233. return rval;
  234. }
  235. /*
  236. * qlafx00_driver_shutdown
  237. * Indicate a driver shutdown to firmware.
  238. *
  239. * Input:
  240. * ha = adapter block pointer.
  241. *
  242. * Returns:
  243. * local function return status code.
  244. *
  245. * Context:
  246. * Kernel context.
  247. */
  248. int
  249. qlafx00_driver_shutdown(scsi_qla_host_t *vha, int tmo)
  250. {
  251. int rval;
  252. struct mbx_cmd_32 mc;
  253. struct mbx_cmd_32 *mcp = &mc;
  254. ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1166,
  255. "Entered %s.\n", __func__);
  256. mcp->mb[0] = MBC_MR_DRV_SHUTDOWN;
  257. mcp->out_mb = MBX_0;
  258. mcp->in_mb = MBX_0;
  259. if (tmo)
  260. mcp->tov = tmo;
  261. else
  262. mcp->tov = MBX_TOV_SECONDS;
  263. mcp->flags = 0;
  264. rval = qlafx00_mailbox_command(vha, mcp);
  265. if (rval != QLA_SUCCESS) {
  266. ql_dbg(ql_dbg_mbx, vha, 0x1167,
  267. "Failed=%x.\n", rval);
  268. } else {
  269. ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1168,
  270. "Done %s.\n", __func__);
  271. }
  272. return rval;
  273. }
  274. /*
  275. * qlafx00_get_firmware_state
  276. * Get adapter firmware state.
  277. *
  278. * Input:
  279. * ha = adapter block pointer.
  280. * TARGET_QUEUE_LOCK must be released.
  281. * ADAPTER_STATE_LOCK must be released.
  282. *
  283. * Returns:
  284. * qla7xxx local function return status code.
  285. *
  286. * Context:
  287. * Kernel context.
  288. */
  289. static int
  290. qlafx00_get_firmware_state(scsi_qla_host_t *vha, uint32_t *states)
  291. {
  292. int rval;
  293. struct mbx_cmd_32 mc;
  294. struct mbx_cmd_32 *mcp = &mc;
  295. ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1169,
  296. "Entered %s.\n", __func__);
  297. mcp->mb[0] = MBC_GET_FIRMWARE_STATE;
  298. mcp->out_mb = MBX_0;
  299. mcp->in_mb = MBX_1|MBX_0;
  300. mcp->tov = MBX_TOV_SECONDS;
  301. mcp->flags = 0;
  302. rval = qlafx00_mailbox_command(vha, mcp);
  303. /* Return firmware states. */
  304. states[0] = mcp->mb[1];
  305. if (rval != QLA_SUCCESS) {
  306. ql_dbg(ql_dbg_mbx, vha, 0x116a,
  307. "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]);
  308. } else {
  309. ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x116b,
  310. "Done %s.\n", __func__);
  311. }
  312. return rval;
  313. }
  314. /*
  315. * qlafx00_init_firmware
  316. * Initialize adapter firmware.
  317. *
  318. * Input:
  319. * ha = adapter block pointer.
  320. * dptr = Initialization control block pointer.
  321. * size = size of initialization control block.
  322. * TARGET_QUEUE_LOCK must be released.
  323. * ADAPTER_STATE_LOCK must be released.
  324. *
  325. * Returns:
  326. * qlafx00 local function return status code.
  327. *
  328. * Context:
  329. * Kernel context.
  330. */
  331. int
  332. qlafx00_init_firmware(scsi_qla_host_t *vha, uint16_t size)
  333. {
  334. int rval;
  335. struct mbx_cmd_32 mc;
  336. struct mbx_cmd_32 *mcp = &mc;
  337. struct qla_hw_data *ha = vha->hw;
  338. ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x116c,
  339. "Entered %s.\n", __func__);
  340. mcp->mb[0] = MBC_INITIALIZE_FIRMWARE;
  341. mcp->mb[1] = 0;
  342. mcp->mb[2] = MSD(ha->init_cb_dma);
  343. mcp->mb[3] = LSD(ha->init_cb_dma);
  344. mcp->out_mb = MBX_3|MBX_2|MBX_1|MBX_0;
  345. mcp->in_mb = MBX_0;
  346. mcp->buf_size = size;
  347. mcp->flags = MBX_DMA_OUT;
  348. mcp->tov = MBX_TOV_SECONDS;
  349. rval = qlafx00_mailbox_command(vha, mcp);
  350. if (rval != QLA_SUCCESS) {
  351. ql_dbg(ql_dbg_mbx, vha, 0x116d,
  352. "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]);
  353. } else {
  354. ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x116e,
  355. "Done %s.\n", __func__);
  356. }
  357. return rval;
  358. }
  359. /*
  360. * qlafx00_mbx_reg_test
  361. */
  362. static int
  363. qlafx00_mbx_reg_test(scsi_qla_host_t *vha)
  364. {
  365. int rval;
  366. struct mbx_cmd_32 mc;
  367. struct mbx_cmd_32 *mcp = &mc;
  368. ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x116f,
  369. "Entered %s.\n", __func__);
  370. mcp->mb[0] = MBC_MAILBOX_REGISTER_TEST;
  371. mcp->mb[1] = 0xAAAA;
  372. mcp->mb[2] = 0x5555;
  373. mcp->mb[3] = 0xAA55;
  374. mcp->mb[4] = 0x55AA;
  375. mcp->mb[5] = 0xA5A5;
  376. mcp->mb[6] = 0x5A5A;
  377. mcp->mb[7] = 0x2525;
  378. mcp->mb[8] = 0xBBBB;
  379. mcp->mb[9] = 0x6666;
  380. mcp->mb[10] = 0xBB66;
  381. mcp->mb[11] = 0x66BB;
  382. mcp->mb[12] = 0xB6B6;
  383. mcp->mb[13] = 0x6B6B;
  384. mcp->mb[14] = 0x3636;
  385. mcp->mb[15] = 0xCCCC;
  386. mcp->out_mb = MBX_15|MBX_14|MBX_13|MBX_12|MBX_11|MBX_10|MBX_9|MBX_8|
  387. MBX_7|MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0;
  388. mcp->in_mb = MBX_15|MBX_14|MBX_13|MBX_12|MBX_11|MBX_10|MBX_9|MBX_8|
  389. MBX_7|MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0;
  390. mcp->buf_size = 0;
  391. mcp->flags = MBX_DMA_OUT;
  392. mcp->tov = MBX_TOV_SECONDS;
  393. rval = qlafx00_mailbox_command(vha, mcp);
  394. if (rval == QLA_SUCCESS) {
  395. if (mcp->mb[17] != 0xAAAA || mcp->mb[18] != 0x5555 ||
  396. mcp->mb[19] != 0xAA55 || mcp->mb[20] != 0x55AA)
  397. rval = QLA_FUNCTION_FAILED;
  398. if (mcp->mb[21] != 0xA5A5 || mcp->mb[22] != 0x5A5A ||
  399. mcp->mb[23] != 0x2525 || mcp->mb[24] != 0xBBBB)
  400. rval = QLA_FUNCTION_FAILED;
  401. if (mcp->mb[25] != 0x6666 || mcp->mb[26] != 0xBB66 ||
  402. mcp->mb[27] != 0x66BB || mcp->mb[28] != 0xB6B6)
  403. rval = QLA_FUNCTION_FAILED;
  404. if (mcp->mb[29] != 0x6B6B || mcp->mb[30] != 0x3636 ||
  405. mcp->mb[31] != 0xCCCC)
  406. rval = QLA_FUNCTION_FAILED;
  407. }
  408. if (rval != QLA_SUCCESS) {
  409. ql_dbg(ql_dbg_mbx, vha, 0x1170,
  410. "Failed=%x mb[0]=%x.\n", rval, mcp->mb[0]);
  411. } else {
  412. ql_dbg(ql_dbg_mbx + ql_dbg_verbose, vha, 0x1171,
  413. "Done %s.\n", __func__);
  414. }
  415. return rval;
  416. }
  417. /**
  418. * qlafx00_pci_config() - Setup ISPFx00 PCI configuration registers.
  419. * @ha: HA context
  420. *
  421. * Returns 0 on success.
  422. */
  423. int
  424. qlafx00_pci_config(scsi_qla_host_t *vha)
  425. {
  426. uint16_t w;
  427. struct qla_hw_data *ha = vha->hw;
  428. pci_set_master(ha->pdev);
  429. pci_try_set_mwi(ha->pdev);
  430. pci_read_config_word(ha->pdev, PCI_COMMAND, &w);
  431. w |= (PCI_COMMAND_PARITY | PCI_COMMAND_SERR);
  432. w &= ~PCI_COMMAND_INTX_DISABLE;
  433. pci_write_config_word(ha->pdev, PCI_COMMAND, w);
  434. /* PCIe -- adjust Maximum Read Request Size (2048). */
  435. if (pci_find_capability(ha->pdev, PCI_CAP_ID_EXP))
  436. pcie_set_readrq(ha->pdev, 2048);
  437. ha->chip_revision = ha->pdev->revision;
  438. return QLA_SUCCESS;
  439. }
  440. /**
  441. * qlafx00_warm_reset() - Perform warm reset of iSA(CPUs being reset on SOC).
  442. * @ha: HA context
  443. *
  444. */
  445. static inline void
  446. qlafx00_soc_cpu_reset(scsi_qla_host_t *vha)
  447. {
  448. unsigned long flags = 0;
  449. struct qla_hw_data *ha = vha->hw;
  450. int i, core;
  451. uint32_t cnt;
  452. /* Set all 4 cores in reset */
  453. for (i = 0; i < 4; i++) {
  454. QLAFX00_SET_HBA_SOC_REG(ha,
  455. (SOC_SW_RST_CONTROL_REG_CORE0 + 8*i), (0xF01));
  456. }
  457. /* Set all 4 core Clock gating control */
  458. for (i = 0; i < 4; i++) {
  459. QLAFX00_SET_HBA_SOC_REG(ha,
  460. (SOC_SW_RST_CONTROL_REG_CORE0 + 4 + 8*i), (0x01010101));
  461. }
  462. /* Reset all units in Fabric */
  463. QLAFX00_SET_HBA_SOC_REG(ha, SOC_FABRIC_RST_CONTROL_REG, (0x11F0101));
  464. /* Reset all interrupt control registers */
  465. for (i = 0; i < 115; i++) {
  466. QLAFX00_SET_HBA_SOC_REG(ha,
  467. (SOC_INTERRUPT_SOURCE_I_CONTROL_REG + 4*i), (0x0));
  468. }
  469. /* Reset Timers control registers. per core */
  470. for (core = 0; core < 4; core++)
  471. for (i = 0; i < 8; i++)
  472. QLAFX00_SET_HBA_SOC_REG(ha,
  473. (SOC_CORE_TIMER_REG + 0x100*core + 4*i), (0x0));
  474. /* Reset per core IRQ ack register */
  475. for (core = 0; core < 4; core++)
  476. QLAFX00_SET_HBA_SOC_REG(ha,
  477. (SOC_IRQ_ACK_REG + 0x100*core), (0x3FF));
  478. /* Set Fabric control and config to defaults */
  479. QLAFX00_SET_HBA_SOC_REG(ha, SOC_FABRIC_CONTROL_REG, (0x2));
  480. QLAFX00_SET_HBA_SOC_REG(ha, SOC_FABRIC_CONFIG_REG, (0x3));
  481. spin_lock_irqsave(&ha->hardware_lock, flags);
  482. /* Kick in Fabric units */
  483. QLAFX00_SET_HBA_SOC_REG(ha, SOC_FABRIC_RST_CONTROL_REG, (0x0));
  484. /* Kick in Core0 to start boot process */
  485. QLAFX00_SET_HBA_SOC_REG(ha, SOC_SW_RST_CONTROL_REG_CORE0, (0xF00));
  486. /* Wait 10secs for soft-reset to complete. */
  487. for (cnt = 10; cnt; cnt--) {
  488. msleep(1000);
  489. barrier();
  490. }
  491. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  492. }
  493. /**
  494. * qlafx00_soft_reset() - Soft Reset ISPFx00.
  495. * @ha: HA context
  496. *
  497. * Returns 0 on success.
  498. */
  499. void
  500. qlafx00_soft_reset(scsi_qla_host_t *vha)
  501. {
  502. struct qla_hw_data *ha = vha->hw;
  503. if (unlikely(pci_channel_offline(ha->pdev) &&
  504. ha->flags.pci_channel_io_perm_failure))
  505. return;
  506. ha->isp_ops->disable_intrs(ha);
  507. qlafx00_soc_cpu_reset(vha);
  508. ha->isp_ops->enable_intrs(ha);
  509. }
  510. /**
  511. * qlafx00_chip_diag() - Test ISPFx00 for proper operation.
  512. * @ha: HA context
  513. *
  514. * Returns 0 on success.
  515. */
  516. int
  517. qlafx00_chip_diag(scsi_qla_host_t *vha)
  518. {
  519. int rval = 0;
  520. struct qla_hw_data *ha = vha->hw;
  521. struct req_que *req = ha->req_q_map[0];
  522. ha->fw_transfer_size = REQUEST_ENTRY_SIZE * req->length;
  523. rval = qlafx00_mbx_reg_test(vha);
  524. if (rval) {
  525. ql_log(ql_log_warn, vha, 0x1165,
  526. "Failed mailbox send register test\n");
  527. } else {
  528. /* Flag a successful rval */
  529. rval = QLA_SUCCESS;
  530. }
  531. return rval;
  532. }
  533. void
  534. qlafx00_config_rings(struct scsi_qla_host *vha)
  535. {
  536. struct qla_hw_data *ha = vha->hw;
  537. struct device_reg_fx00 __iomem *reg = &ha->iobase->ispfx00;
  538. struct init_cb_fx *icb;
  539. struct req_que *req = ha->req_q_map[0];
  540. struct rsp_que *rsp = ha->rsp_q_map[0];
  541. /* Setup ring parameters in initialization control block. */
  542. icb = (struct init_cb_fx *)ha->init_cb;
  543. icb->request_q_outpointer = __constant_cpu_to_le16(0);
  544. icb->response_q_inpointer = __constant_cpu_to_le16(0);
  545. icb->request_q_length = cpu_to_le16(req->length);
  546. icb->response_q_length = cpu_to_le16(rsp->length);
  547. icb->request_q_address[0] = cpu_to_le32(LSD(req->dma));
  548. icb->request_q_address[1] = cpu_to_le32(MSD(req->dma));
  549. icb->response_q_address[0] = cpu_to_le32(LSD(rsp->dma));
  550. icb->response_q_address[1] = cpu_to_le32(MSD(rsp->dma));
  551. WRT_REG_DWORD(&reg->req_q_in, 0);
  552. WRT_REG_DWORD(&reg->req_q_out, 0);
  553. WRT_REG_DWORD(&reg->rsp_q_in, 0);
  554. WRT_REG_DWORD(&reg->rsp_q_out, 0);
  555. /* PCI posting */
  556. RD_REG_DWORD(&reg->rsp_q_out);
  557. }
  558. char *
  559. qlafx00_pci_info_str(struct scsi_qla_host *vha, char *str)
  560. {
  561. struct qla_hw_data *ha = vha->hw;
  562. int pcie_reg;
  563. pcie_reg = pci_find_capability(ha->pdev, PCI_CAP_ID_EXP);
  564. if (pcie_reg) {
  565. strcpy(str, "PCIe iSA");
  566. return str;
  567. }
  568. return str;
  569. }
  570. char *
  571. qlafx00_fw_version_str(struct scsi_qla_host *vha, char *str)
  572. {
  573. struct qla_hw_data *ha = vha->hw;
  574. sprintf(str, "%s", ha->mr.fw_version);
  575. return str;
  576. }
  577. void
  578. qlafx00_enable_intrs(struct qla_hw_data *ha)
  579. {
  580. unsigned long flags = 0;
  581. spin_lock_irqsave(&ha->hardware_lock, flags);
  582. ha->interrupts_on = 1;
  583. QLAFX00_ENABLE_ICNTRL_REG(ha);
  584. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  585. }
  586. void
  587. qlafx00_disable_intrs(struct qla_hw_data *ha)
  588. {
  589. unsigned long flags = 0;
  590. spin_lock_irqsave(&ha->hardware_lock, flags);
  591. ha->interrupts_on = 0;
  592. QLAFX00_DISABLE_ICNTRL_REG(ha);
  593. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  594. }
  595. static void
  596. qlafx00_tmf_iocb_timeout(void *data)
  597. {
  598. srb_t *sp = (srb_t *)data;
  599. struct srb_iocb *tmf = &sp->u.iocb_cmd;
  600. tmf->u.tmf.comp_status = cpu_to_le16((uint16_t)CS_TIMEOUT);
  601. complete(&tmf->u.tmf.comp);
  602. }
  603. static void
  604. qlafx00_tmf_sp_done(void *data, void *ptr, int res)
  605. {
  606. srb_t *sp = (srb_t *)ptr;
  607. struct srb_iocb *tmf = &sp->u.iocb_cmd;
  608. complete(&tmf->u.tmf.comp);
  609. }
  610. static int
  611. qlafx00_async_tm_cmd(fc_port_t *fcport, uint32_t flags,
  612. uint32_t lun, uint32_t tag)
  613. {
  614. scsi_qla_host_t *vha = fcport->vha;
  615. struct srb_iocb *tm_iocb;
  616. srb_t *sp;
  617. int rval = QLA_FUNCTION_FAILED;
  618. sp = qla2x00_get_sp(vha, fcport, GFP_KERNEL);
  619. if (!sp)
  620. goto done;
  621. tm_iocb = &sp->u.iocb_cmd;
  622. sp->type = SRB_TM_CMD;
  623. sp->name = "tmf";
  624. qla2x00_init_timer(sp, qla2x00_get_async_timeout(vha));
  625. tm_iocb->u.tmf.flags = flags;
  626. tm_iocb->u.tmf.lun = lun;
  627. tm_iocb->u.tmf.data = tag;
  628. sp->done = qlafx00_tmf_sp_done;
  629. tm_iocb->timeout = qlafx00_tmf_iocb_timeout;
  630. init_completion(&tm_iocb->u.tmf.comp);
  631. rval = qla2x00_start_sp(sp);
  632. if (rval != QLA_SUCCESS)
  633. goto done_free_sp;
  634. ql_dbg(ql_dbg_async, vha, 0x507b,
  635. "Task management command issued target_id=%x\n",
  636. fcport->tgt_id);
  637. wait_for_completion(&tm_iocb->u.tmf.comp);
  638. rval = tm_iocb->u.tmf.comp_status == CS_COMPLETE ?
  639. QLA_SUCCESS : QLA_FUNCTION_FAILED;
  640. done_free_sp:
  641. sp->free(vha, sp);
  642. done:
  643. return rval;
  644. }
  645. int
  646. qlafx00_abort_target(fc_port_t *fcport, unsigned int l, int tag)
  647. {
  648. return qlafx00_async_tm_cmd(fcport, TCF_TARGET_RESET, l, tag);
  649. }
  650. int
  651. qlafx00_lun_reset(fc_port_t *fcport, unsigned int l, int tag)
  652. {
  653. return qlafx00_async_tm_cmd(fcport, TCF_LUN_RESET, l, tag);
  654. }
  655. int
  656. qlafx00_loop_reset(scsi_qla_host_t *vha)
  657. {
  658. int ret;
  659. struct fc_port *fcport;
  660. struct qla_hw_data *ha = vha->hw;
  661. if (ql2xtargetreset) {
  662. list_for_each_entry(fcport, &vha->vp_fcports, list) {
  663. if (fcport->port_type != FCT_TARGET)
  664. continue;
  665. ret = ha->isp_ops->target_reset(fcport, 0, 0);
  666. if (ret != QLA_SUCCESS) {
  667. ql_dbg(ql_dbg_taskm, vha, 0x803d,
  668. "Bus Reset failed: Reset=%d "
  669. "d_id=%x.\n", ret, fcport->d_id.b24);
  670. }
  671. }
  672. }
  673. return QLA_SUCCESS;
  674. }
  675. int
  676. qlafx00_iospace_config(struct qla_hw_data *ha)
  677. {
  678. if (pci_request_selected_regions(ha->pdev, ha->bars,
  679. QLA2XXX_DRIVER_NAME)) {
  680. ql_log_pci(ql_log_fatal, ha->pdev, 0x014e,
  681. "Failed to reserve PIO/MMIO regions (%s), aborting.\n",
  682. pci_name(ha->pdev));
  683. goto iospace_error_exit;
  684. }
  685. /* Use MMIO operations for all accesses. */
  686. if (!(pci_resource_flags(ha->pdev, 0) & IORESOURCE_MEM)) {
  687. ql_log_pci(ql_log_warn, ha->pdev, 0x014f,
  688. "Invalid pci I/O region size (%s).\n",
  689. pci_name(ha->pdev));
  690. goto iospace_error_exit;
  691. }
  692. if (pci_resource_len(ha->pdev, 0) < BAR0_LEN_FX00) {
  693. ql_log_pci(ql_log_warn, ha->pdev, 0x0127,
  694. "Invalid PCI mem BAR0 region size (%s), aborting\n",
  695. pci_name(ha->pdev));
  696. goto iospace_error_exit;
  697. }
  698. ha->cregbase =
  699. ioremap_nocache(pci_resource_start(ha->pdev, 0), BAR0_LEN_FX00);
  700. if (!ha->cregbase) {
  701. ql_log_pci(ql_log_fatal, ha->pdev, 0x0128,
  702. "cannot remap MMIO (%s), aborting\n", pci_name(ha->pdev));
  703. goto iospace_error_exit;
  704. }
  705. if (!(pci_resource_flags(ha->pdev, 2) & IORESOURCE_MEM)) {
  706. ql_log_pci(ql_log_warn, ha->pdev, 0x0129,
  707. "region #2 not an MMIO resource (%s), aborting\n",
  708. pci_name(ha->pdev));
  709. goto iospace_error_exit;
  710. }
  711. if (pci_resource_len(ha->pdev, 2) < BAR2_LEN_FX00) {
  712. ql_log_pci(ql_log_warn, ha->pdev, 0x012a,
  713. "Invalid PCI mem BAR2 region size (%s), aborting\n",
  714. pci_name(ha->pdev));
  715. goto iospace_error_exit;
  716. }
  717. ha->iobase =
  718. ioremap_nocache(pci_resource_start(ha->pdev, 2), BAR2_LEN_FX00);
  719. if (!ha->iobase) {
  720. ql_log_pci(ql_log_fatal, ha->pdev, 0x012b,
  721. "cannot remap MMIO (%s), aborting\n", pci_name(ha->pdev));
  722. goto iospace_error_exit;
  723. }
  724. /* Determine queue resources */
  725. ha->max_req_queues = ha->max_rsp_queues = 1;
  726. ql_log_pci(ql_log_info, ha->pdev, 0x012c,
  727. "Bars 0x%x, iobase0 0x%p, iobase2 0x%p\n",
  728. ha->bars, ha->cregbase, ha->iobase);
  729. return 0;
  730. iospace_error_exit:
  731. return -ENOMEM;
  732. }
  733. static void
  734. qlafx00_save_queue_ptrs(struct scsi_qla_host *vha)
  735. {
  736. struct qla_hw_data *ha = vha->hw;
  737. struct req_que *req = ha->req_q_map[0];
  738. struct rsp_que *rsp = ha->rsp_q_map[0];
  739. req->length_fx00 = req->length;
  740. req->ring_fx00 = req->ring;
  741. req->dma_fx00 = req->dma;
  742. rsp->length_fx00 = rsp->length;
  743. rsp->ring_fx00 = rsp->ring;
  744. rsp->dma_fx00 = rsp->dma;
  745. ql_dbg(ql_dbg_init, vha, 0x012d,
  746. "req: %p, ring_fx00: %p, length_fx00: 0x%x,"
  747. "req->dma_fx00: 0x%llx\n", req, req->ring_fx00,
  748. req->length_fx00, (u64)req->dma_fx00);
  749. ql_dbg(ql_dbg_init, vha, 0x012e,
  750. "rsp: %p, ring_fx00: %p, length_fx00: 0x%x,"
  751. "rsp->dma_fx00: 0x%llx\n", rsp, rsp->ring_fx00,
  752. rsp->length_fx00, (u64)rsp->dma_fx00);
  753. }
  754. static int
  755. qlafx00_config_queues(struct scsi_qla_host *vha)
  756. {
  757. struct qla_hw_data *ha = vha->hw;
  758. struct req_que *req = ha->req_q_map[0];
  759. struct rsp_que *rsp = ha->rsp_q_map[0];
  760. dma_addr_t bar2_hdl = pci_resource_start(ha->pdev, 2);
  761. req->length = ha->req_que_len;
  762. req->ring = (void *)ha->iobase + ha->req_que_off;
  763. req->dma = bar2_hdl + ha->req_que_off;
  764. if ((!req->ring) || (req->length == 0)) {
  765. ql_log_pci(ql_log_info, ha->pdev, 0x012f,
  766. "Unable to allocate memory for req_ring\n");
  767. return QLA_FUNCTION_FAILED;
  768. }
  769. ql_dbg(ql_dbg_init, vha, 0x0130,
  770. "req: %p req_ring pointer %p req len 0x%x "
  771. "req off 0x%x\n, req->dma: 0x%llx",
  772. req, req->ring, req->length,
  773. ha->req_que_off, (u64)req->dma);
  774. rsp->length = ha->rsp_que_len;
  775. rsp->ring = (void *)ha->iobase + ha->rsp_que_off;
  776. rsp->dma = bar2_hdl + ha->rsp_que_off;
  777. if ((!rsp->ring) || (rsp->length == 0)) {
  778. ql_log_pci(ql_log_info, ha->pdev, 0x0131,
  779. "Unable to allocate memory for rsp_ring\n");
  780. return QLA_FUNCTION_FAILED;
  781. }
  782. ql_dbg(ql_dbg_init, vha, 0x0132,
  783. "rsp: %p rsp_ring pointer %p rsp len 0x%x "
  784. "rsp off 0x%x, rsp->dma: 0x%llx\n",
  785. rsp, rsp->ring, rsp->length,
  786. ha->rsp_que_off, (u64)rsp->dma);
  787. return QLA_SUCCESS;
  788. }
  789. static int
  790. qlafx00_init_fw_ready(scsi_qla_host_t *vha)
  791. {
  792. int rval = 0;
  793. unsigned long wtime;
  794. uint16_t wait_time; /* Wait time */
  795. struct qla_hw_data *ha = vha->hw;
  796. struct device_reg_fx00 __iomem *reg = &ha->iobase->ispfx00;
  797. uint32_t aenmbx, aenmbx7 = 0;
  798. uint32_t pseudo_aen;
  799. uint32_t state[5];
  800. bool done = false;
  801. /* 30 seconds wait - Adjust if required */
  802. wait_time = 30;
  803. pseudo_aen = RD_REG_DWORD(&reg->pseudoaen);
  804. if (pseudo_aen == 1) {
  805. aenmbx7 = RD_REG_DWORD(&reg->initval7);
  806. ha->mbx_intr_code = MSW(aenmbx7);
  807. ha->rqstq_intr_code = LSW(aenmbx7);
  808. rval = qlafx00_driver_shutdown(vha, 10);
  809. if (rval != QLA_SUCCESS)
  810. qlafx00_soft_reset(vha);
  811. }
  812. /* wait time before firmware ready */
  813. wtime = jiffies + (wait_time * HZ);
  814. do {
  815. aenmbx = RD_REG_DWORD(&reg->aenmailbox0);
  816. barrier();
  817. ql_dbg(ql_dbg_mbx, vha, 0x0133,
  818. "aenmbx: 0x%x\n", aenmbx);
  819. switch (aenmbx) {
  820. case MBA_FW_NOT_STARTED:
  821. case MBA_FW_STARTING:
  822. break;
  823. case MBA_SYSTEM_ERR:
  824. case MBA_REQ_TRANSFER_ERR:
  825. case MBA_RSP_TRANSFER_ERR:
  826. case MBA_FW_INIT_FAILURE:
  827. qlafx00_soft_reset(vha);
  828. break;
  829. case MBA_FW_RESTART_CMPLT:
  830. /* Set the mbx and rqstq intr code */
  831. aenmbx7 = RD_REG_DWORD(&reg->aenmailbox7);
  832. ha->mbx_intr_code = MSW(aenmbx7);
  833. ha->rqstq_intr_code = LSW(aenmbx7);
  834. ha->req_que_off = RD_REG_DWORD(&reg->aenmailbox1);
  835. ha->rsp_que_off = RD_REG_DWORD(&reg->aenmailbox3);
  836. ha->req_que_len = RD_REG_DWORD(&reg->aenmailbox5);
  837. ha->rsp_que_len = RD_REG_DWORD(&reg->aenmailbox6);
  838. WRT_REG_DWORD(&reg->aenmailbox0, 0);
  839. RD_REG_DWORD_RELAXED(&reg->aenmailbox0);
  840. ql_dbg(ql_dbg_init, vha, 0x0134,
  841. "f/w returned mbx_intr_code: 0x%x, "
  842. "rqstq_intr_code: 0x%x\n",
  843. ha->mbx_intr_code, ha->rqstq_intr_code);
  844. QLAFX00_CLR_INTR_REG(ha, QLAFX00_HST_INT_STS_BITS);
  845. rval = QLA_SUCCESS;
  846. done = true;
  847. break;
  848. default:
  849. /* If fw is apparently not ready. In order to continue,
  850. * we might need to issue Mbox cmd, but the problem is
  851. * that the DoorBell vector values that come with the
  852. * 8060 AEN are most likely gone by now (and thus no
  853. * bell would be rung on the fw side when mbox cmd is
  854. * issued). We have to therefore grab the 8060 AEN
  855. * shadow regs (filled in by FW when the last 8060
  856. * AEN was being posted).
  857. * Do the following to determine what is needed in
  858. * order to get the FW ready:
  859. * 1. reload the 8060 AEN values from the shadow regs
  860. * 2. clear int status to get rid of possible pending
  861. * interrupts
  862. * 3. issue Get FW State Mbox cmd to determine fw state
  863. * Set the mbx and rqstq intr code from Shadow Regs
  864. */
  865. aenmbx7 = RD_REG_DWORD(&reg->initval7);
  866. ha->mbx_intr_code = MSW(aenmbx7);
  867. ha->rqstq_intr_code = LSW(aenmbx7);
  868. ha->req_que_off = RD_REG_DWORD(&reg->initval1);
  869. ha->rsp_que_off = RD_REG_DWORD(&reg->initval3);
  870. ha->req_que_len = RD_REG_DWORD(&reg->initval5);
  871. ha->rsp_que_len = RD_REG_DWORD(&reg->initval6);
  872. ql_dbg(ql_dbg_init, vha, 0x0135,
  873. "f/w returned mbx_intr_code: 0x%x, "
  874. "rqstq_intr_code: 0x%x\n",
  875. ha->mbx_intr_code, ha->rqstq_intr_code);
  876. QLAFX00_CLR_INTR_REG(ha, QLAFX00_HST_INT_STS_BITS);
  877. /* Get the FW state */
  878. rval = qlafx00_get_firmware_state(vha, state);
  879. if (rval != QLA_SUCCESS) {
  880. /* Retry if timer has not expired */
  881. break;
  882. }
  883. if (state[0] == FSTATE_FX00_CONFIG_WAIT) {
  884. /* Firmware is waiting to be
  885. * initialized by driver
  886. */
  887. rval = QLA_SUCCESS;
  888. done = true;
  889. break;
  890. }
  891. /* Issue driver shutdown and wait until f/w recovers.
  892. * Driver should continue to poll until 8060 AEN is
  893. * received indicating firmware recovery.
  894. */
  895. ql_dbg(ql_dbg_init, vha, 0x0136,
  896. "Sending Driver shutdown fw_state 0x%x\n",
  897. state[0]);
  898. rval = qlafx00_driver_shutdown(vha, 10);
  899. if (rval != QLA_SUCCESS) {
  900. rval = QLA_FUNCTION_FAILED;
  901. break;
  902. }
  903. msleep(500);
  904. wtime = jiffies + (wait_time * HZ);
  905. break;
  906. }
  907. if (!done) {
  908. if (time_after_eq(jiffies, wtime)) {
  909. ql_dbg(ql_dbg_init, vha, 0x0137,
  910. "Init f/w failed: aen[7]: 0x%x\n",
  911. RD_REG_DWORD(&reg->aenmailbox7));
  912. rval = QLA_FUNCTION_FAILED;
  913. done = true;
  914. break;
  915. }
  916. /* Delay for a while */
  917. msleep(500);
  918. }
  919. } while (!done);
  920. if (rval)
  921. ql_dbg(ql_dbg_init, vha, 0x0138,
  922. "%s **** FAILED ****.\n", __func__);
  923. else
  924. ql_dbg(ql_dbg_init, vha, 0x0139,
  925. "%s **** SUCCESS ****.\n", __func__);
  926. return rval;
  927. }
  928. /*
  929. * qlafx00_fw_ready() - Waits for firmware ready.
  930. * @ha: HA context
  931. *
  932. * Returns 0 on success.
  933. */
  934. int
  935. qlafx00_fw_ready(scsi_qla_host_t *vha)
  936. {
  937. int rval;
  938. unsigned long wtime;
  939. uint16_t wait_time; /* Wait time if loop is coming ready */
  940. uint32_t state[5];
  941. rval = QLA_SUCCESS;
  942. wait_time = 10;
  943. /* wait time before firmware ready */
  944. wtime = jiffies + (wait_time * HZ);
  945. /* Wait for ISP to finish init */
  946. if (!vha->flags.init_done)
  947. ql_dbg(ql_dbg_init, vha, 0x013a,
  948. "Waiting for init to complete...\n");
  949. do {
  950. rval = qlafx00_get_firmware_state(vha, state);
  951. if (rval == QLA_SUCCESS) {
  952. if (state[0] == FSTATE_FX00_INITIALIZED) {
  953. ql_dbg(ql_dbg_init, vha, 0x013b,
  954. "fw_state=%x\n", state[0]);
  955. rval = QLA_SUCCESS;
  956. break;
  957. }
  958. }
  959. rval = QLA_FUNCTION_FAILED;
  960. if (time_after_eq(jiffies, wtime))
  961. break;
  962. /* Delay for a while */
  963. msleep(500);
  964. ql_dbg(ql_dbg_init, vha, 0x013c,
  965. "fw_state=%x curr time=%lx.\n", state[0], jiffies);
  966. } while (1);
  967. if (rval)
  968. ql_dbg(ql_dbg_init, vha, 0x013d,
  969. "Firmware ready **** FAILED ****.\n");
  970. else
  971. ql_dbg(ql_dbg_init, vha, 0x013e,
  972. "Firmware ready **** SUCCESS ****.\n");
  973. return rval;
  974. }
  975. static int
  976. qlafx00_find_all_targets(scsi_qla_host_t *vha,
  977. struct list_head *new_fcports)
  978. {
  979. int rval;
  980. uint16_t tgt_id;
  981. fc_port_t *fcport, *new_fcport;
  982. int found;
  983. struct qla_hw_data *ha = vha->hw;
  984. rval = QLA_SUCCESS;
  985. if (!test_bit(LOOP_RESYNC_ACTIVE, &vha->dpc_flags))
  986. return QLA_FUNCTION_FAILED;
  987. if ((atomic_read(&vha->loop_down_timer) ||
  988. STATE_TRANSITION(vha))) {
  989. atomic_set(&vha->loop_down_timer, 0);
  990. set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
  991. return QLA_FUNCTION_FAILED;
  992. }
  993. ql_dbg(ql_dbg_disc + ql_dbg_init, vha, 0x2088,
  994. "Listing Target bit map...\n");
  995. ql_dump_buffer(ql_dbg_disc + ql_dbg_init, vha,
  996. 0x2089, (uint8_t *)ha->gid_list, 32);
  997. /* Allocate temporary rmtport for any new rmtports discovered. */
  998. new_fcport = qla2x00_alloc_fcport(vha, GFP_KERNEL);
  999. if (new_fcport == NULL)
  1000. return QLA_MEMORY_ALLOC_FAILED;
  1001. for_each_set_bit(tgt_id, (void *)ha->gid_list,
  1002. QLAFX00_TGT_NODE_LIST_SIZE) {
  1003. /* Send get target node info */
  1004. new_fcport->tgt_id = tgt_id;
  1005. rval = qlafx00_fx_disc(vha, new_fcport,
  1006. FXDISC_GET_TGT_NODE_INFO);
  1007. if (rval != QLA_SUCCESS) {
  1008. ql_log(ql_log_warn, vha, 0x208a,
  1009. "Target info scan failed -- assuming zero-entry "
  1010. "result...\n");
  1011. continue;
  1012. }
  1013. /* Locate matching device in database. */
  1014. found = 0;
  1015. list_for_each_entry(fcport, &vha->vp_fcports, list) {
  1016. if (memcmp(new_fcport->port_name,
  1017. fcport->port_name, WWN_SIZE))
  1018. continue;
  1019. found++;
  1020. /*
  1021. * If tgt_id is same and state FCS_ONLINE, nothing
  1022. * changed.
  1023. */
  1024. if (fcport->tgt_id == new_fcport->tgt_id &&
  1025. atomic_read(&fcport->state) == FCS_ONLINE)
  1026. break;
  1027. /*
  1028. * Tgt ID changed or device was marked to be updated.
  1029. */
  1030. ql_dbg(ql_dbg_disc + ql_dbg_init, vha, 0x208b,
  1031. "TGT-ID Change(%s): Present tgt id: "
  1032. "0x%x state: 0x%x "
  1033. "wwnn = %llx wwpn = %llx.\n",
  1034. __func__, fcport->tgt_id,
  1035. atomic_read(&fcport->state),
  1036. (unsigned long long)wwn_to_u64(fcport->node_name),
  1037. (unsigned long long)wwn_to_u64(fcport->port_name));
  1038. ql_log(ql_log_info, vha, 0x208c,
  1039. "TGT-ID Announce(%s): Discovered tgt "
  1040. "id 0x%x wwnn = %llx "
  1041. "wwpn = %llx.\n", __func__, new_fcport->tgt_id,
  1042. (unsigned long long)
  1043. wwn_to_u64(new_fcport->node_name),
  1044. (unsigned long long)
  1045. wwn_to_u64(new_fcport->port_name));
  1046. if (atomic_read(&fcport->state) != FCS_ONLINE) {
  1047. fcport->old_tgt_id = fcport->tgt_id;
  1048. fcport->tgt_id = new_fcport->tgt_id;
  1049. ql_log(ql_log_info, vha, 0x208d,
  1050. "TGT-ID: New fcport Added: %p\n", fcport);
  1051. qla2x00_update_fcport(vha, fcport);
  1052. } else {
  1053. ql_log(ql_log_info, vha, 0x208e,
  1054. " Existing TGT-ID %x did not get "
  1055. " offline event from firmware.\n",
  1056. fcport->old_tgt_id);
  1057. qla2x00_mark_device_lost(vha, fcport, 0, 0);
  1058. set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
  1059. kfree(new_fcport);
  1060. return rval;
  1061. }
  1062. break;
  1063. }
  1064. if (found)
  1065. continue;
  1066. /* If device was not in our fcports list, then add it. */
  1067. list_add_tail(&new_fcport->list, new_fcports);
  1068. /* Allocate a new replacement fcport. */
  1069. new_fcport = qla2x00_alloc_fcport(vha, GFP_KERNEL);
  1070. if (new_fcport == NULL)
  1071. return QLA_MEMORY_ALLOC_FAILED;
  1072. }
  1073. kfree(new_fcport);
  1074. return rval;
  1075. }
  1076. /*
  1077. * qlafx00_configure_all_targets
  1078. * Setup target devices with node ID's.
  1079. *
  1080. * Input:
  1081. * ha = adapter block pointer.
  1082. *
  1083. * Returns:
  1084. * 0 = success.
  1085. * BIT_0 = error
  1086. */
  1087. static int
  1088. qlafx00_configure_all_targets(scsi_qla_host_t *vha)
  1089. {
  1090. int rval;
  1091. fc_port_t *fcport, *rmptemp;
  1092. LIST_HEAD(new_fcports);
  1093. rval = qlafx00_fx_disc(vha, &vha->hw->mr.fcport,
  1094. FXDISC_GET_TGT_NODE_LIST);
  1095. if (rval != QLA_SUCCESS) {
  1096. set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
  1097. return rval;
  1098. }
  1099. rval = qlafx00_find_all_targets(vha, &new_fcports);
  1100. if (rval != QLA_SUCCESS) {
  1101. set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
  1102. return rval;
  1103. }
  1104. /*
  1105. * Delete all previous devices marked lost.
  1106. */
  1107. list_for_each_entry(fcport, &vha->vp_fcports, list) {
  1108. if (test_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags))
  1109. break;
  1110. if (atomic_read(&fcport->state) == FCS_DEVICE_LOST) {
  1111. if (fcport->port_type != FCT_INITIATOR)
  1112. qla2x00_mark_device_lost(vha, fcport, 0, 0);
  1113. }
  1114. }
  1115. /*
  1116. * Add the new devices to our devices list.
  1117. */
  1118. list_for_each_entry_safe(fcport, rmptemp, &new_fcports, list) {
  1119. if (test_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags))
  1120. break;
  1121. qla2x00_update_fcport(vha, fcport);
  1122. list_move_tail(&fcport->list, &vha->vp_fcports);
  1123. ql_log(ql_log_info, vha, 0x208f,
  1124. "Attach new target id 0x%x wwnn = %llx "
  1125. "wwpn = %llx.\n",
  1126. fcport->tgt_id,
  1127. (unsigned long long)wwn_to_u64(fcport->node_name),
  1128. (unsigned long long)wwn_to_u64(fcport->port_name));
  1129. }
  1130. /* Free all new device structures not processed. */
  1131. list_for_each_entry_safe(fcport, rmptemp, &new_fcports, list) {
  1132. list_del(&fcport->list);
  1133. kfree(fcport);
  1134. }
  1135. return rval;
  1136. }
  1137. /*
  1138. * qlafx00_configure_devices
  1139. * Updates Fibre Channel Device Database with what is actually on loop.
  1140. *
  1141. * Input:
  1142. * ha = adapter block pointer.
  1143. *
  1144. * Returns:
  1145. * 0 = success.
  1146. * 1 = error.
  1147. * 2 = database was full and device was not configured.
  1148. */
  1149. int
  1150. qlafx00_configure_devices(scsi_qla_host_t *vha)
  1151. {
  1152. int rval;
  1153. unsigned long flags, save_flags;
  1154. rval = QLA_SUCCESS;
  1155. save_flags = flags = vha->dpc_flags;
  1156. ql_dbg(ql_dbg_disc, vha, 0x2090,
  1157. "Configure devices -- dpc flags =0x%lx\n", flags);
  1158. rval = qlafx00_configure_all_targets(vha);
  1159. if (rval == QLA_SUCCESS) {
  1160. if (test_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags)) {
  1161. rval = QLA_FUNCTION_FAILED;
  1162. } else {
  1163. atomic_set(&vha->loop_state, LOOP_READY);
  1164. ql_log(ql_log_info, vha, 0x2091,
  1165. "Device Ready\n");
  1166. }
  1167. }
  1168. if (rval) {
  1169. ql_dbg(ql_dbg_disc, vha, 0x2092,
  1170. "%s *** FAILED ***.\n", __func__);
  1171. } else {
  1172. ql_dbg(ql_dbg_disc, vha, 0x2093,
  1173. "%s: exiting normally.\n", __func__);
  1174. }
  1175. return rval;
  1176. }
  1177. static void
  1178. qlafx00_abort_isp_cleanup(scsi_qla_host_t *vha, bool critemp)
  1179. {
  1180. struct qla_hw_data *ha = vha->hw;
  1181. fc_port_t *fcport;
  1182. vha->flags.online = 0;
  1183. ha->mr.fw_hbt_en = 0;
  1184. if (!critemp) {
  1185. ha->flags.chip_reset_done = 0;
  1186. clear_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  1187. vha->qla_stats.total_isp_aborts++;
  1188. ql_log(ql_log_info, vha, 0x013f,
  1189. "Performing ISP error recovery - ha = %p.\n", ha);
  1190. ha->isp_ops->reset_chip(vha);
  1191. }
  1192. if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
  1193. atomic_set(&vha->loop_state, LOOP_DOWN);
  1194. atomic_set(&vha->loop_down_timer,
  1195. QLAFX00_LOOP_DOWN_TIME);
  1196. } else {
  1197. if (!atomic_read(&vha->loop_down_timer))
  1198. atomic_set(&vha->loop_down_timer,
  1199. QLAFX00_LOOP_DOWN_TIME);
  1200. }
  1201. /* Clear all async request states across all VPs. */
  1202. list_for_each_entry(fcport, &vha->vp_fcports, list) {
  1203. fcport->flags = 0;
  1204. if (atomic_read(&fcport->state) == FCS_ONLINE)
  1205. qla2x00_set_fcport_state(fcport, FCS_DEVICE_LOST);
  1206. }
  1207. if (!ha->flags.eeh_busy) {
  1208. if (critemp) {
  1209. qla2x00_abort_all_cmds(vha, DID_NO_CONNECT << 16);
  1210. } else {
  1211. /* Requeue all commands in outstanding command list. */
  1212. qla2x00_abort_all_cmds(vha, DID_RESET << 16);
  1213. }
  1214. }
  1215. qla2x00_free_irqs(vha);
  1216. if (critemp)
  1217. set_bit(FX00_CRITEMP_RECOVERY, &vha->dpc_flags);
  1218. else
  1219. set_bit(FX00_RESET_RECOVERY, &vha->dpc_flags);
  1220. /* Clear the Interrupts */
  1221. QLAFX00_CLR_INTR_REG(ha, QLAFX00_HST_INT_STS_BITS);
  1222. ql_log(ql_log_info, vha, 0x0140,
  1223. "%s Done done - ha=%p.\n", __func__, ha);
  1224. }
  1225. /**
  1226. * qlafx00_init_response_q_entries() - Initializes response queue entries.
  1227. * @ha: HA context
  1228. *
  1229. * Beginning of request ring has initialization control block already built
  1230. * by nvram config routine.
  1231. *
  1232. * Returns 0 on success.
  1233. */
  1234. void
  1235. qlafx00_init_response_q_entries(struct rsp_que *rsp)
  1236. {
  1237. uint16_t cnt;
  1238. response_t *pkt;
  1239. rsp->ring_ptr = rsp->ring;
  1240. rsp->ring_index = 0;
  1241. rsp->status_srb = NULL;
  1242. pkt = rsp->ring_ptr;
  1243. for (cnt = 0; cnt < rsp->length; cnt++) {
  1244. pkt->signature = RESPONSE_PROCESSED;
  1245. WRT_REG_DWORD((void __iomem *)&pkt->signature,
  1246. RESPONSE_PROCESSED);
  1247. pkt++;
  1248. }
  1249. }
  1250. int
  1251. qlafx00_rescan_isp(scsi_qla_host_t *vha)
  1252. {
  1253. uint32_t status = QLA_FUNCTION_FAILED;
  1254. struct qla_hw_data *ha = vha->hw;
  1255. struct device_reg_fx00 __iomem *reg = &ha->iobase->ispfx00;
  1256. uint32_t aenmbx7;
  1257. qla2x00_request_irqs(ha, ha->rsp_q_map[0]);
  1258. aenmbx7 = RD_REG_DWORD(&reg->aenmailbox7);
  1259. ha->mbx_intr_code = MSW(aenmbx7);
  1260. ha->rqstq_intr_code = LSW(aenmbx7);
  1261. ha->req_que_off = RD_REG_DWORD(&reg->aenmailbox1);
  1262. ha->rsp_que_off = RD_REG_DWORD(&reg->aenmailbox3);
  1263. ha->req_que_len = RD_REG_DWORD(&reg->aenmailbox5);
  1264. ha->rsp_que_len = RD_REG_DWORD(&reg->aenmailbox6);
  1265. ql_dbg(ql_dbg_disc, vha, 0x2094,
  1266. "fw returned mbx_intr_code: 0x%x, rqstq_intr_code: 0x%x "
  1267. " Req que offset 0x%x Rsp que offset 0x%x\n",
  1268. ha->mbx_intr_code, ha->rqstq_intr_code,
  1269. ha->req_que_off, ha->rsp_que_len);
  1270. /* Clear the Interrupts */
  1271. QLAFX00_CLR_INTR_REG(ha, QLAFX00_HST_INT_STS_BITS);
  1272. status = qla2x00_init_rings(vha);
  1273. if (!status) {
  1274. vha->flags.online = 1;
  1275. /* if no cable then assume it's good */
  1276. if ((vha->device_flags & DFLG_NO_CABLE))
  1277. status = 0;
  1278. /* Register system information */
  1279. if (qlafx00_fx_disc(vha,
  1280. &vha->hw->mr.fcport, FXDISC_REG_HOST_INFO))
  1281. ql_dbg(ql_dbg_disc, vha, 0x2095,
  1282. "failed to register host info\n");
  1283. }
  1284. scsi_unblock_requests(vha->host);
  1285. return status;
  1286. }
  1287. void
  1288. qlafx00_timer_routine(scsi_qla_host_t *vha)
  1289. {
  1290. struct qla_hw_data *ha = vha->hw;
  1291. uint32_t fw_heart_beat;
  1292. uint32_t aenmbx0;
  1293. struct device_reg_fx00 __iomem *reg = &ha->iobase->ispfx00;
  1294. uint32_t tempc;
  1295. /* Check firmware health */
  1296. if (ha->mr.fw_hbt_cnt)
  1297. ha->mr.fw_hbt_cnt--;
  1298. else {
  1299. if ((!ha->flags.mr_reset_hdlr_active) &&
  1300. (!test_bit(UNLOADING, &vha->dpc_flags)) &&
  1301. (!test_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags)) &&
  1302. (ha->mr.fw_hbt_en)) {
  1303. fw_heart_beat = RD_REG_DWORD(&reg->fwheartbeat);
  1304. if (fw_heart_beat != ha->mr.old_fw_hbt_cnt) {
  1305. ha->mr.old_fw_hbt_cnt = fw_heart_beat;
  1306. ha->mr.fw_hbt_miss_cnt = 0;
  1307. } else {
  1308. ha->mr.fw_hbt_miss_cnt++;
  1309. if (ha->mr.fw_hbt_miss_cnt ==
  1310. QLAFX00_HEARTBEAT_MISS_CNT) {
  1311. set_bit(ISP_ABORT_NEEDED,
  1312. &vha->dpc_flags);
  1313. qla2xxx_wake_dpc(vha);
  1314. ha->mr.fw_hbt_miss_cnt = 0;
  1315. }
  1316. }
  1317. }
  1318. ha->mr.fw_hbt_cnt = QLAFX00_HEARTBEAT_INTERVAL;
  1319. }
  1320. if (test_bit(FX00_RESET_RECOVERY, &vha->dpc_flags)) {
  1321. /* Reset recovery to be performed in timer routine */
  1322. aenmbx0 = RD_REG_DWORD(&reg->aenmailbox0);
  1323. if (ha->mr.fw_reset_timer_exp) {
  1324. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  1325. qla2xxx_wake_dpc(vha);
  1326. ha->mr.fw_reset_timer_exp = 0;
  1327. } else if (aenmbx0 == MBA_FW_RESTART_CMPLT) {
  1328. /* Wake up DPC to rescan the targets */
  1329. set_bit(FX00_TARGET_SCAN, &vha->dpc_flags);
  1330. clear_bit(FX00_RESET_RECOVERY, &vha->dpc_flags);
  1331. qla2xxx_wake_dpc(vha);
  1332. ha->mr.fw_reset_timer_tick = QLAFX00_RESET_INTERVAL;
  1333. } else if ((aenmbx0 == MBA_FW_STARTING) &&
  1334. (!ha->mr.fw_hbt_en)) {
  1335. ha->mr.fw_hbt_en = 1;
  1336. } else if (!ha->mr.fw_reset_timer_tick) {
  1337. if (aenmbx0 == ha->mr.old_aenmbx0_state)
  1338. ha->mr.fw_reset_timer_exp = 1;
  1339. ha->mr.fw_reset_timer_tick = QLAFX00_RESET_INTERVAL;
  1340. } else if (aenmbx0 == 0xFFFFFFFF) {
  1341. uint32_t data0, data1;
  1342. data0 = QLAFX00_RD_REG(ha,
  1343. QLAFX00_BAR1_BASE_ADDR_REG);
  1344. data1 = QLAFX00_RD_REG(ha,
  1345. QLAFX00_PEX0_WIN0_BASE_ADDR_REG);
  1346. data0 &= 0xffff0000;
  1347. data1 &= 0x0000ffff;
  1348. QLAFX00_WR_REG(ha,
  1349. QLAFX00_PEX0_WIN0_BASE_ADDR_REG,
  1350. (data0 | data1));
  1351. } else if ((aenmbx0 & 0xFF00) == MBA_FW_POLL_STATE) {
  1352. ha->mr.fw_reset_timer_tick =
  1353. QLAFX00_MAX_RESET_INTERVAL;
  1354. } else if (aenmbx0 == MBA_FW_RESET_FCT) {
  1355. ha->mr.fw_reset_timer_tick =
  1356. QLAFX00_MAX_RESET_INTERVAL;
  1357. }
  1358. ha->mr.old_aenmbx0_state = aenmbx0;
  1359. ha->mr.fw_reset_timer_tick--;
  1360. }
  1361. if (test_bit(FX00_CRITEMP_RECOVERY, &vha->dpc_flags)) {
  1362. /*
  1363. * Critical temperature recovery to be
  1364. * performed in timer routine
  1365. */
  1366. if (ha->mr.fw_critemp_timer_tick == 0) {
  1367. tempc = QLAFX00_GET_TEMPERATURE(ha);
  1368. ql_dbg(ql_dbg_timer, vha, 0x6012,
  1369. "ISPFx00(%s): Critical temp timer, "
  1370. "current SOC temperature: %d\n",
  1371. __func__, tempc);
  1372. if (tempc < ha->mr.critical_temperature) {
  1373. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  1374. clear_bit(FX00_CRITEMP_RECOVERY,
  1375. &vha->dpc_flags);
  1376. qla2xxx_wake_dpc(vha);
  1377. }
  1378. ha->mr.fw_critemp_timer_tick =
  1379. QLAFX00_CRITEMP_INTERVAL;
  1380. } else {
  1381. ha->mr.fw_critemp_timer_tick--;
  1382. }
  1383. }
  1384. }
  1385. /*
  1386. * qlfx00a_reset_initialize
  1387. * Re-initialize after a iSA device reset.
  1388. *
  1389. * Input:
  1390. * ha = adapter block pointer.
  1391. *
  1392. * Returns:
  1393. * 0 = success
  1394. */
  1395. int
  1396. qlafx00_reset_initialize(scsi_qla_host_t *vha)
  1397. {
  1398. struct qla_hw_data *ha = vha->hw;
  1399. if (vha->device_flags & DFLG_DEV_FAILED) {
  1400. ql_dbg(ql_dbg_init, vha, 0x0142,
  1401. "Device in failed state\n");
  1402. return QLA_SUCCESS;
  1403. }
  1404. ha->flags.mr_reset_hdlr_active = 1;
  1405. if (vha->flags.online) {
  1406. scsi_block_requests(vha->host);
  1407. qlafx00_abort_isp_cleanup(vha, false);
  1408. }
  1409. ql_log(ql_log_info, vha, 0x0143,
  1410. "(%s): succeeded.\n", __func__);
  1411. ha->flags.mr_reset_hdlr_active = 0;
  1412. return QLA_SUCCESS;
  1413. }
  1414. /*
  1415. * qlafx00_abort_isp
  1416. * Resets ISP and aborts all outstanding commands.
  1417. *
  1418. * Input:
  1419. * ha = adapter block pointer.
  1420. *
  1421. * Returns:
  1422. * 0 = success
  1423. */
  1424. int
  1425. qlafx00_abort_isp(scsi_qla_host_t *vha)
  1426. {
  1427. struct qla_hw_data *ha = vha->hw;
  1428. if (vha->flags.online) {
  1429. if (unlikely(pci_channel_offline(ha->pdev) &&
  1430. ha->flags.pci_channel_io_perm_failure)) {
  1431. clear_bit(ISP_ABORT_RETRY, &vha->dpc_flags);
  1432. return QLA_SUCCESS;
  1433. }
  1434. scsi_block_requests(vha->host);
  1435. qlafx00_abort_isp_cleanup(vha, false);
  1436. } else {
  1437. scsi_block_requests(vha->host);
  1438. clear_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  1439. vha->qla_stats.total_isp_aborts++;
  1440. ha->isp_ops->reset_chip(vha);
  1441. set_bit(FX00_RESET_RECOVERY, &vha->dpc_flags);
  1442. /* Clear the Interrupts */
  1443. QLAFX00_CLR_INTR_REG(ha, QLAFX00_HST_INT_STS_BITS);
  1444. }
  1445. ql_log(ql_log_info, vha, 0x0145,
  1446. "(%s): succeeded.\n", __func__);
  1447. return QLA_SUCCESS;
  1448. }
  1449. static inline fc_port_t*
  1450. qlafx00_get_fcport(struct scsi_qla_host *vha, int tgt_id)
  1451. {
  1452. fc_port_t *fcport;
  1453. /* Check for matching device in remote port list. */
  1454. fcport = NULL;
  1455. list_for_each_entry(fcport, &vha->vp_fcports, list) {
  1456. if (fcport->tgt_id == tgt_id) {
  1457. ql_dbg(ql_dbg_async, vha, 0x5072,
  1458. "Matching fcport(%p) found with TGT-ID: 0x%x "
  1459. "and Remote TGT_ID: 0x%x\n",
  1460. fcport, fcport->tgt_id, tgt_id);
  1461. break;
  1462. }
  1463. }
  1464. return fcport;
  1465. }
  1466. static void
  1467. qlafx00_tgt_detach(struct scsi_qla_host *vha, int tgt_id)
  1468. {
  1469. fc_port_t *fcport;
  1470. ql_log(ql_log_info, vha, 0x5073,
  1471. "Detach TGT-ID: 0x%x\n", tgt_id);
  1472. fcport = qlafx00_get_fcport(vha, tgt_id);
  1473. if (!fcport)
  1474. return;
  1475. qla2x00_mark_device_lost(vha, fcport, 0, 0);
  1476. return;
  1477. }
  1478. int
  1479. qlafx00_process_aen(struct scsi_qla_host *vha, struct qla_work_evt *evt)
  1480. {
  1481. int rval = 0;
  1482. uint32_t aen_code, aen_data;
  1483. aen_code = FCH_EVT_VENDOR_UNIQUE;
  1484. aen_data = evt->u.aenfx.evtcode;
  1485. switch (evt->u.aenfx.evtcode) {
  1486. case QLAFX00_MBA_PORT_UPDATE: /* Port database update */
  1487. if (evt->u.aenfx.mbx[1] == 0) {
  1488. if (evt->u.aenfx.mbx[2] == 1) {
  1489. if (!vha->flags.fw_tgt_reported)
  1490. vha->flags.fw_tgt_reported = 1;
  1491. atomic_set(&vha->loop_down_timer, 0);
  1492. atomic_set(&vha->loop_state, LOOP_UP);
  1493. set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
  1494. qla2xxx_wake_dpc(vha);
  1495. } else if (evt->u.aenfx.mbx[2] == 2) {
  1496. qlafx00_tgt_detach(vha, evt->u.aenfx.mbx[3]);
  1497. }
  1498. } else if (evt->u.aenfx.mbx[1] == 0xffff) {
  1499. if (evt->u.aenfx.mbx[2] == 1) {
  1500. if (!vha->flags.fw_tgt_reported)
  1501. vha->flags.fw_tgt_reported = 1;
  1502. set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
  1503. } else if (evt->u.aenfx.mbx[2] == 2) {
  1504. vha->device_flags |= DFLG_NO_CABLE;
  1505. qla2x00_mark_all_devices_lost(vha, 1);
  1506. }
  1507. }
  1508. break;
  1509. case QLAFX00_MBA_LINK_UP:
  1510. aen_code = FCH_EVT_LINKUP;
  1511. aen_data = 0;
  1512. break;
  1513. case QLAFX00_MBA_LINK_DOWN:
  1514. aen_code = FCH_EVT_LINKDOWN;
  1515. aen_data = 0;
  1516. break;
  1517. case QLAFX00_MBA_TEMP_CRIT: /* Critical temperature event */
  1518. ql_log(ql_log_info, vha, 0x5082,
  1519. "Process critical temperature event "
  1520. "aenmb[0]: %x\n",
  1521. evt->u.aenfx.evtcode);
  1522. scsi_block_requests(vha->host);
  1523. qlafx00_abort_isp_cleanup(vha, true);
  1524. scsi_unblock_requests(vha->host);
  1525. break;
  1526. }
  1527. fc_host_post_event(vha->host, fc_get_event_number(),
  1528. aen_code, aen_data);
  1529. return rval;
  1530. }
  1531. static void
  1532. qlafx00_update_host_attr(scsi_qla_host_t *vha, struct port_info_data *pinfo)
  1533. {
  1534. u64 port_name = 0, node_name = 0;
  1535. port_name = (unsigned long long)wwn_to_u64(pinfo->port_name);
  1536. node_name = (unsigned long long)wwn_to_u64(pinfo->node_name);
  1537. fc_host_node_name(vha->host) = node_name;
  1538. fc_host_port_name(vha->host) = port_name;
  1539. if (!pinfo->port_type)
  1540. vha->hw->current_topology = ISP_CFG_F;
  1541. if (pinfo->link_status == QLAFX00_LINK_STATUS_UP)
  1542. atomic_set(&vha->loop_state, LOOP_READY);
  1543. else if (pinfo->link_status == QLAFX00_LINK_STATUS_DOWN)
  1544. atomic_set(&vha->loop_state, LOOP_DOWN);
  1545. vha->hw->link_data_rate = (uint16_t)pinfo->link_config;
  1546. }
  1547. static void
  1548. qla2x00_fxdisc_iocb_timeout(void *data)
  1549. {
  1550. srb_t *sp = (srb_t *)data;
  1551. struct srb_iocb *lio = &sp->u.iocb_cmd;
  1552. complete(&lio->u.fxiocb.fxiocb_comp);
  1553. }
  1554. static void
  1555. qla2x00_fxdisc_sp_done(void *data, void *ptr, int res)
  1556. {
  1557. srb_t *sp = (srb_t *)ptr;
  1558. struct srb_iocb *lio = &sp->u.iocb_cmd;
  1559. complete(&lio->u.fxiocb.fxiocb_comp);
  1560. }
  1561. int
  1562. qlafx00_fx_disc(scsi_qla_host_t *vha, fc_port_t *fcport, uint16_t fx_type)
  1563. {
  1564. srb_t *sp;
  1565. struct srb_iocb *fdisc;
  1566. int rval = QLA_FUNCTION_FAILED;
  1567. struct qla_hw_data *ha = vha->hw;
  1568. struct host_system_info *phost_info;
  1569. struct register_host_info *preg_hsi;
  1570. struct new_utsname *p_sysid = NULL;
  1571. struct timeval tv;
  1572. sp = qla2x00_get_sp(vha, fcport, GFP_KERNEL);
  1573. if (!sp)
  1574. goto done;
  1575. fdisc = &sp->u.iocb_cmd;
  1576. switch (fx_type) {
  1577. case FXDISC_GET_CONFIG_INFO:
  1578. fdisc->u.fxiocb.flags =
  1579. SRB_FXDISC_RESP_DMA_VALID;
  1580. fdisc->u.fxiocb.rsp_len = sizeof(struct config_info_data);
  1581. break;
  1582. case FXDISC_GET_PORT_INFO:
  1583. fdisc->u.fxiocb.flags =
  1584. SRB_FXDISC_RESP_DMA_VALID | SRB_FXDISC_REQ_DWRD_VALID;
  1585. fdisc->u.fxiocb.rsp_len = QLAFX00_PORT_DATA_INFO;
  1586. fdisc->u.fxiocb.req_data = cpu_to_le32(fcport->port_id);
  1587. break;
  1588. case FXDISC_GET_TGT_NODE_INFO:
  1589. fdisc->u.fxiocb.flags =
  1590. SRB_FXDISC_RESP_DMA_VALID | SRB_FXDISC_REQ_DWRD_VALID;
  1591. fdisc->u.fxiocb.rsp_len = QLAFX00_TGT_NODE_INFO;
  1592. fdisc->u.fxiocb.req_data = cpu_to_le32(fcport->tgt_id);
  1593. break;
  1594. case FXDISC_GET_TGT_NODE_LIST:
  1595. fdisc->u.fxiocb.flags =
  1596. SRB_FXDISC_RESP_DMA_VALID | SRB_FXDISC_REQ_DWRD_VALID;
  1597. fdisc->u.fxiocb.rsp_len = QLAFX00_TGT_NODE_LIST_SIZE;
  1598. break;
  1599. case FXDISC_REG_HOST_INFO:
  1600. fdisc->u.fxiocb.flags = SRB_FXDISC_REQ_DMA_VALID;
  1601. fdisc->u.fxiocb.req_len = sizeof(struct register_host_info);
  1602. p_sysid = utsname();
  1603. if (!p_sysid) {
  1604. ql_log(ql_log_warn, vha, 0x303c,
  1605. "Not able to get the system information\n");
  1606. goto done_free_sp;
  1607. }
  1608. break;
  1609. default:
  1610. break;
  1611. }
  1612. if (fdisc->u.fxiocb.flags & SRB_FXDISC_REQ_DMA_VALID) {
  1613. fdisc->u.fxiocb.req_addr = dma_alloc_coherent(&ha->pdev->dev,
  1614. fdisc->u.fxiocb.req_len,
  1615. &fdisc->u.fxiocb.req_dma_handle, GFP_KERNEL);
  1616. if (!fdisc->u.fxiocb.req_addr)
  1617. goto done_free_sp;
  1618. if (fx_type == FXDISC_REG_HOST_INFO) {
  1619. preg_hsi = (struct register_host_info *)
  1620. fdisc->u.fxiocb.req_addr;
  1621. phost_info = &preg_hsi->hsi;
  1622. memset(preg_hsi, 0, sizeof(struct register_host_info));
  1623. phost_info->os_type = OS_TYPE_LINUX;
  1624. strncpy(phost_info->sysname,
  1625. p_sysid->sysname, SYSNAME_LENGTH);
  1626. strncpy(phost_info->nodename,
  1627. p_sysid->nodename, NODENAME_LENGTH);
  1628. strncpy(phost_info->release,
  1629. p_sysid->release, RELEASE_LENGTH);
  1630. strncpy(phost_info->version,
  1631. p_sysid->version, VERSION_LENGTH);
  1632. strncpy(phost_info->machine,
  1633. p_sysid->machine, MACHINE_LENGTH);
  1634. strncpy(phost_info->domainname,
  1635. p_sysid->domainname, DOMNAME_LENGTH);
  1636. strncpy(phost_info->hostdriver,
  1637. QLA2XXX_VERSION, VERSION_LENGTH);
  1638. do_gettimeofday(&tv);
  1639. preg_hsi->utc = (uint64_t)tv.tv_sec;
  1640. ql_dbg(ql_dbg_init, vha, 0x0149,
  1641. "ISP%04X: Host registration with firmware\n",
  1642. ha->pdev->device);
  1643. ql_dbg(ql_dbg_init, vha, 0x014a,
  1644. "os_type = '%d', sysname = '%s', nodname = '%s'\n",
  1645. phost_info->os_type,
  1646. phost_info->sysname,
  1647. phost_info->nodename);
  1648. ql_dbg(ql_dbg_init, vha, 0x014b,
  1649. "release = '%s', version = '%s'\n",
  1650. phost_info->release,
  1651. phost_info->version);
  1652. ql_dbg(ql_dbg_init, vha, 0x014c,
  1653. "machine = '%s' "
  1654. "domainname = '%s', hostdriver = '%s'\n",
  1655. phost_info->machine,
  1656. phost_info->domainname,
  1657. phost_info->hostdriver);
  1658. ql_dump_buffer(ql_dbg_init + ql_dbg_disc, vha, 0x014d,
  1659. (uint8_t *)phost_info,
  1660. sizeof(struct host_system_info));
  1661. }
  1662. }
  1663. if (fdisc->u.fxiocb.flags & SRB_FXDISC_RESP_DMA_VALID) {
  1664. fdisc->u.fxiocb.rsp_addr = dma_alloc_coherent(&ha->pdev->dev,
  1665. fdisc->u.fxiocb.rsp_len,
  1666. &fdisc->u.fxiocb.rsp_dma_handle, GFP_KERNEL);
  1667. if (!fdisc->u.fxiocb.rsp_addr)
  1668. goto done_unmap_req;
  1669. }
  1670. sp->type = SRB_FXIOCB_DCMD;
  1671. sp->name = "fxdisc";
  1672. qla2x00_init_timer(sp, FXDISC_TIMEOUT);
  1673. fdisc->timeout = qla2x00_fxdisc_iocb_timeout;
  1674. fdisc->u.fxiocb.req_func_type = cpu_to_le16(fx_type);
  1675. sp->done = qla2x00_fxdisc_sp_done;
  1676. rval = qla2x00_start_sp(sp);
  1677. if (rval != QLA_SUCCESS)
  1678. goto done_unmap_dma;
  1679. wait_for_completion(&fdisc->u.fxiocb.fxiocb_comp);
  1680. if (fx_type == FXDISC_GET_CONFIG_INFO) {
  1681. struct config_info_data *pinfo =
  1682. (struct config_info_data *) fdisc->u.fxiocb.rsp_addr;
  1683. memcpy(&vha->hw->mr.product_name, pinfo->product_name,
  1684. sizeof(vha->hw->mr.product_name));
  1685. memcpy(&vha->hw->mr.symbolic_name, pinfo->symbolic_name,
  1686. sizeof(vha->hw->mr.symbolic_name));
  1687. memcpy(&vha->hw->mr.serial_num, pinfo->serial_num,
  1688. sizeof(vha->hw->mr.serial_num));
  1689. memcpy(&vha->hw->mr.hw_version, pinfo->hw_version,
  1690. sizeof(vha->hw->mr.hw_version));
  1691. memcpy(&vha->hw->mr.fw_version, pinfo->fw_version,
  1692. sizeof(vha->hw->mr.fw_version));
  1693. strim(vha->hw->mr.fw_version);
  1694. memcpy(&vha->hw->mr.uboot_version, pinfo->uboot_version,
  1695. sizeof(vha->hw->mr.uboot_version));
  1696. memcpy(&vha->hw->mr.fru_serial_num, pinfo->fru_serial_num,
  1697. sizeof(vha->hw->mr.fru_serial_num));
  1698. vha->hw->mr.critical_temperature =
  1699. (pinfo->nominal_temp_value) ?
  1700. pinfo->nominal_temp_value : QLAFX00_CRITEMP_THRSHLD;
  1701. ha->mr.extended_io_enabled = (pinfo->enabled_capabilities &
  1702. QLAFX00_EXTENDED_IO_EN_MASK) != 0;
  1703. } else if (fx_type == FXDISC_GET_PORT_INFO) {
  1704. struct port_info_data *pinfo =
  1705. (struct port_info_data *) fdisc->u.fxiocb.rsp_addr;
  1706. memcpy(vha->node_name, pinfo->node_name, WWN_SIZE);
  1707. memcpy(vha->port_name, pinfo->port_name, WWN_SIZE);
  1708. vha->d_id.b.domain = pinfo->port_id[0];
  1709. vha->d_id.b.area = pinfo->port_id[1];
  1710. vha->d_id.b.al_pa = pinfo->port_id[2];
  1711. qlafx00_update_host_attr(vha, pinfo);
  1712. ql_dump_buffer(ql_dbg_init + ql_dbg_buffer, vha, 0x0141,
  1713. (uint8_t *)pinfo, 16);
  1714. } else if (fx_type == FXDISC_GET_TGT_NODE_INFO) {
  1715. struct qlafx00_tgt_node_info *pinfo =
  1716. (struct qlafx00_tgt_node_info *) fdisc->u.fxiocb.rsp_addr;
  1717. memcpy(fcport->node_name, pinfo->tgt_node_wwnn, WWN_SIZE);
  1718. memcpy(fcport->port_name, pinfo->tgt_node_wwpn, WWN_SIZE);
  1719. fcport->port_type = FCT_TARGET;
  1720. ql_dump_buffer(ql_dbg_init + ql_dbg_buffer, vha, 0x0144,
  1721. (uint8_t *)pinfo, 16);
  1722. } else if (fx_type == FXDISC_GET_TGT_NODE_LIST) {
  1723. struct qlafx00_tgt_node_info *pinfo =
  1724. (struct qlafx00_tgt_node_info *) fdisc->u.fxiocb.rsp_addr;
  1725. ql_dump_buffer(ql_dbg_init + ql_dbg_buffer, vha, 0x0146,
  1726. (uint8_t *)pinfo, 16);
  1727. memcpy(vha->hw->gid_list, pinfo, QLAFX00_TGT_NODE_LIST_SIZE);
  1728. }
  1729. rval = le32_to_cpu(fdisc->u.fxiocb.result);
  1730. done_unmap_dma:
  1731. if (fdisc->u.fxiocb.rsp_addr)
  1732. dma_free_coherent(&ha->pdev->dev, fdisc->u.fxiocb.rsp_len,
  1733. fdisc->u.fxiocb.rsp_addr, fdisc->u.fxiocb.rsp_dma_handle);
  1734. done_unmap_req:
  1735. if (fdisc->u.fxiocb.req_addr)
  1736. dma_free_coherent(&ha->pdev->dev, fdisc->u.fxiocb.req_len,
  1737. fdisc->u.fxiocb.req_addr, fdisc->u.fxiocb.req_dma_handle);
  1738. done_free_sp:
  1739. sp->free(vha, sp);
  1740. done:
  1741. return rval;
  1742. }
  1743. static void
  1744. qlafx00_abort_iocb_timeout(void *data)
  1745. {
  1746. srb_t *sp = (srb_t *)data;
  1747. struct srb_iocb *abt = &sp->u.iocb_cmd;
  1748. abt->u.abt.comp_status = cpu_to_le16((uint16_t)CS_TIMEOUT);
  1749. complete(&abt->u.abt.comp);
  1750. }
  1751. static void
  1752. qlafx00_abort_sp_done(void *data, void *ptr, int res)
  1753. {
  1754. srb_t *sp = (srb_t *)ptr;
  1755. struct srb_iocb *abt = &sp->u.iocb_cmd;
  1756. complete(&abt->u.abt.comp);
  1757. }
  1758. static int
  1759. qlafx00_async_abt_cmd(srb_t *cmd_sp)
  1760. {
  1761. scsi_qla_host_t *vha = cmd_sp->fcport->vha;
  1762. fc_port_t *fcport = cmd_sp->fcport;
  1763. struct srb_iocb *abt_iocb;
  1764. srb_t *sp;
  1765. int rval = QLA_FUNCTION_FAILED;
  1766. sp = qla2x00_get_sp(vha, fcport, GFP_KERNEL);
  1767. if (!sp)
  1768. goto done;
  1769. abt_iocb = &sp->u.iocb_cmd;
  1770. sp->type = SRB_ABT_CMD;
  1771. sp->name = "abort";
  1772. qla2x00_init_timer(sp, FXDISC_TIMEOUT);
  1773. abt_iocb->u.abt.cmd_hndl = cmd_sp->handle;
  1774. sp->done = qlafx00_abort_sp_done;
  1775. abt_iocb->timeout = qlafx00_abort_iocb_timeout;
  1776. init_completion(&abt_iocb->u.abt.comp);
  1777. rval = qla2x00_start_sp(sp);
  1778. if (rval != QLA_SUCCESS)
  1779. goto done_free_sp;
  1780. ql_dbg(ql_dbg_async, vha, 0x507c,
  1781. "Abort command issued - hdl=%x, target_id=%x\n",
  1782. cmd_sp->handle, fcport->tgt_id);
  1783. wait_for_completion(&abt_iocb->u.abt.comp);
  1784. rval = abt_iocb->u.abt.comp_status == CS_COMPLETE ?
  1785. QLA_SUCCESS : QLA_FUNCTION_FAILED;
  1786. done_free_sp:
  1787. sp->free(vha, sp);
  1788. done:
  1789. return rval;
  1790. }
  1791. int
  1792. qlafx00_abort_command(srb_t *sp)
  1793. {
  1794. unsigned long flags = 0;
  1795. uint32_t handle;
  1796. fc_port_t *fcport = sp->fcport;
  1797. struct scsi_qla_host *vha = fcport->vha;
  1798. struct qla_hw_data *ha = vha->hw;
  1799. struct req_que *req = vha->req;
  1800. spin_lock_irqsave(&ha->hardware_lock, flags);
  1801. for (handle = 1; handle < DEFAULT_OUTSTANDING_COMMANDS; handle++) {
  1802. if (req->outstanding_cmds[handle] == sp)
  1803. break;
  1804. }
  1805. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  1806. if (handle == DEFAULT_OUTSTANDING_COMMANDS) {
  1807. /* Command not found. */
  1808. return QLA_FUNCTION_FAILED;
  1809. }
  1810. return qlafx00_async_abt_cmd(sp);
  1811. }
  1812. /*
  1813. * qlafx00_initialize_adapter
  1814. * Initialize board.
  1815. *
  1816. * Input:
  1817. * ha = adapter block pointer.
  1818. *
  1819. * Returns:
  1820. * 0 = success
  1821. */
  1822. int
  1823. qlafx00_initialize_adapter(scsi_qla_host_t *vha)
  1824. {
  1825. int rval;
  1826. struct qla_hw_data *ha = vha->hw;
  1827. uint32_t tempc;
  1828. /* Clear adapter flags. */
  1829. vha->flags.online = 0;
  1830. ha->flags.chip_reset_done = 0;
  1831. vha->flags.reset_active = 0;
  1832. ha->flags.pci_channel_io_perm_failure = 0;
  1833. ha->flags.eeh_busy = 0;
  1834. atomic_set(&vha->loop_down_timer, LOOP_DOWN_TIME);
  1835. atomic_set(&vha->loop_state, LOOP_DOWN);
  1836. vha->device_flags = DFLG_NO_CABLE;
  1837. vha->dpc_flags = 0;
  1838. vha->flags.management_server_logged_in = 0;
  1839. vha->marker_needed = 0;
  1840. ha->isp_abort_cnt = 0;
  1841. ha->beacon_blink_led = 0;
  1842. set_bit(0, ha->req_qid_map);
  1843. set_bit(0, ha->rsp_qid_map);
  1844. ql_dbg(ql_dbg_init, vha, 0x0147,
  1845. "Configuring PCI space...\n");
  1846. rval = ha->isp_ops->pci_config(vha);
  1847. if (rval) {
  1848. ql_log(ql_log_warn, vha, 0x0148,
  1849. "Unable to configure PCI space.\n");
  1850. return rval;
  1851. }
  1852. rval = qlafx00_init_fw_ready(vha);
  1853. if (rval != QLA_SUCCESS)
  1854. return rval;
  1855. qlafx00_save_queue_ptrs(vha);
  1856. rval = qlafx00_config_queues(vha);
  1857. if (rval != QLA_SUCCESS)
  1858. return rval;
  1859. /*
  1860. * Allocate the array of outstanding commands
  1861. * now that we know the firmware resources.
  1862. */
  1863. rval = qla2x00_alloc_outstanding_cmds(ha, vha->req);
  1864. if (rval != QLA_SUCCESS)
  1865. return rval;
  1866. rval = qla2x00_init_rings(vha);
  1867. ha->flags.chip_reset_done = 1;
  1868. tempc = QLAFX00_GET_TEMPERATURE(ha);
  1869. ql_dbg(ql_dbg_init, vha, 0x0152,
  1870. "ISPFx00(%s): Critical temp timer, current SOC temperature: 0x%x\n",
  1871. __func__, tempc);
  1872. return rval;
  1873. }
  1874. uint32_t
  1875. qlafx00_fw_state_show(struct device *dev, struct device_attribute *attr,
  1876. char *buf)
  1877. {
  1878. scsi_qla_host_t *vha = shost_priv(class_to_shost(dev));
  1879. int rval = QLA_FUNCTION_FAILED;
  1880. uint32_t state[1];
  1881. if (qla2x00_reset_active(vha))
  1882. ql_log(ql_log_warn, vha, 0x70ce,
  1883. "ISP reset active.\n");
  1884. else if (!vha->hw->flags.eeh_busy) {
  1885. rval = qlafx00_get_firmware_state(vha, state);
  1886. }
  1887. if (rval != QLA_SUCCESS)
  1888. memset(state, -1, sizeof(state));
  1889. return state[0];
  1890. }
  1891. void
  1892. qlafx00_get_host_speed(struct Scsi_Host *shost)
  1893. {
  1894. struct qla_hw_data *ha = ((struct scsi_qla_host *)
  1895. (shost_priv(shost)))->hw;
  1896. u32 speed = FC_PORTSPEED_UNKNOWN;
  1897. switch (ha->link_data_rate) {
  1898. case QLAFX00_PORT_SPEED_2G:
  1899. speed = FC_PORTSPEED_2GBIT;
  1900. break;
  1901. case QLAFX00_PORT_SPEED_4G:
  1902. speed = FC_PORTSPEED_4GBIT;
  1903. break;
  1904. case QLAFX00_PORT_SPEED_8G:
  1905. speed = FC_PORTSPEED_8GBIT;
  1906. break;
  1907. case QLAFX00_PORT_SPEED_10G:
  1908. speed = FC_PORTSPEED_10GBIT;
  1909. break;
  1910. }
  1911. fc_host_speed(shost) = speed;
  1912. }
  1913. /** QLAFX00 specific ISR implementation functions */
  1914. static inline void
  1915. qlafx00_handle_sense(srb_t *sp, uint8_t *sense_data, uint32_t par_sense_len,
  1916. uint32_t sense_len, struct rsp_que *rsp, int res)
  1917. {
  1918. struct scsi_qla_host *vha = sp->fcport->vha;
  1919. struct scsi_cmnd *cp = GET_CMD_SP(sp);
  1920. uint32_t track_sense_len;
  1921. SET_FW_SENSE_LEN(sp, sense_len);
  1922. if (sense_len >= SCSI_SENSE_BUFFERSIZE)
  1923. sense_len = SCSI_SENSE_BUFFERSIZE;
  1924. SET_CMD_SENSE_LEN(sp, sense_len);
  1925. SET_CMD_SENSE_PTR(sp, cp->sense_buffer);
  1926. track_sense_len = sense_len;
  1927. if (sense_len > par_sense_len)
  1928. sense_len = par_sense_len;
  1929. memcpy(cp->sense_buffer, sense_data, sense_len);
  1930. SET_FW_SENSE_LEN(sp, GET_FW_SENSE_LEN(sp) - sense_len);
  1931. SET_CMD_SENSE_PTR(sp, cp->sense_buffer + sense_len);
  1932. track_sense_len -= sense_len;
  1933. SET_CMD_SENSE_LEN(sp, track_sense_len);
  1934. ql_dbg(ql_dbg_io, vha, 0x304d,
  1935. "sense_len=0x%x par_sense_len=0x%x track_sense_len=0x%x.\n",
  1936. sense_len, par_sense_len, track_sense_len);
  1937. if (GET_FW_SENSE_LEN(sp) > 0) {
  1938. rsp->status_srb = sp;
  1939. cp->result = res;
  1940. }
  1941. if (sense_len) {
  1942. ql_dbg(ql_dbg_io + ql_dbg_buffer, vha, 0x3039,
  1943. "Check condition Sense data, nexus%ld:%d:%d cmd=%p.\n",
  1944. sp->fcport->vha->host_no, cp->device->id, cp->device->lun,
  1945. cp);
  1946. ql_dump_buffer(ql_dbg_io + ql_dbg_buffer, vha, 0x3049,
  1947. cp->sense_buffer, sense_len);
  1948. }
  1949. }
  1950. static void
  1951. qlafx00_tm_iocb_entry(scsi_qla_host_t *vha, struct req_que *req,
  1952. struct tsk_mgmt_entry_fx00 *pkt, srb_t *sp,
  1953. __le16 sstatus, __le16 cpstatus)
  1954. {
  1955. struct srb_iocb *tmf;
  1956. tmf = &sp->u.iocb_cmd;
  1957. if (cpstatus != cpu_to_le16((uint16_t)CS_COMPLETE) ||
  1958. (sstatus & cpu_to_le16((uint16_t)SS_RESPONSE_INFO_LEN_VALID)))
  1959. cpstatus = cpu_to_le16((uint16_t)CS_INCOMPLETE);
  1960. tmf->u.tmf.comp_status = cpstatus;
  1961. sp->done(vha, sp, 0);
  1962. }
  1963. static void
  1964. qlafx00_abort_iocb_entry(scsi_qla_host_t *vha, struct req_que *req,
  1965. struct abort_iocb_entry_fx00 *pkt)
  1966. {
  1967. const char func[] = "ABT_IOCB";
  1968. srb_t *sp;
  1969. struct srb_iocb *abt;
  1970. sp = qla2x00_get_sp_from_handle(vha, func, req, pkt);
  1971. if (!sp)
  1972. return;
  1973. abt = &sp->u.iocb_cmd;
  1974. abt->u.abt.comp_status = pkt->tgt_id_sts;
  1975. sp->done(vha, sp, 0);
  1976. }
  1977. static void
  1978. qlafx00_ioctl_iosb_entry(scsi_qla_host_t *vha, struct req_que *req,
  1979. struct ioctl_iocb_entry_fx00 *pkt)
  1980. {
  1981. const char func[] = "IOSB_IOCB";
  1982. srb_t *sp;
  1983. struct fc_bsg_job *bsg_job;
  1984. struct srb_iocb *iocb_job;
  1985. int res;
  1986. struct qla_mt_iocb_rsp_fx00 fstatus;
  1987. uint8_t *fw_sts_ptr;
  1988. sp = qla2x00_get_sp_from_handle(vha, func, req, pkt);
  1989. if (!sp)
  1990. return;
  1991. if (sp->type == SRB_FXIOCB_DCMD) {
  1992. iocb_job = &sp->u.iocb_cmd;
  1993. iocb_job->u.fxiocb.seq_number = pkt->seq_no;
  1994. iocb_job->u.fxiocb.fw_flags = pkt->fw_iotcl_flags;
  1995. iocb_job->u.fxiocb.result = pkt->status;
  1996. if (iocb_job->u.fxiocb.flags & SRB_FXDISC_RSP_DWRD_VALID)
  1997. iocb_job->u.fxiocb.req_data =
  1998. pkt->dataword_r;
  1999. } else {
  2000. bsg_job = sp->u.bsg_job;
  2001. memset(&fstatus, 0, sizeof(struct qla_mt_iocb_rsp_fx00));
  2002. fstatus.reserved_1 = pkt->reserved_0;
  2003. fstatus.func_type = pkt->comp_func_num;
  2004. fstatus.ioctl_flags = pkt->fw_iotcl_flags;
  2005. fstatus.ioctl_data = pkt->dataword_r;
  2006. fstatus.adapid = pkt->adapid;
  2007. fstatus.adapid_hi = pkt->adapid_hi;
  2008. fstatus.reserved_2 = pkt->reserved_1;
  2009. fstatus.res_count = pkt->residuallen;
  2010. fstatus.status = pkt->status;
  2011. fstatus.seq_number = pkt->seq_no;
  2012. memcpy(fstatus.reserved_3,
  2013. pkt->reserved_2, 20 * sizeof(uint8_t));
  2014. fw_sts_ptr = ((uint8_t *)bsg_job->req->sense) +
  2015. sizeof(struct fc_bsg_reply);
  2016. memcpy(fw_sts_ptr, (uint8_t *)&fstatus,
  2017. sizeof(struct qla_mt_iocb_rsp_fx00));
  2018. bsg_job->reply_len = sizeof(struct fc_bsg_reply) +
  2019. sizeof(struct qla_mt_iocb_rsp_fx00) + sizeof(uint8_t);
  2020. ql_dump_buffer(ql_dbg_user + ql_dbg_verbose,
  2021. sp->fcport->vha, 0x5080,
  2022. (uint8_t *)pkt, sizeof(struct ioctl_iocb_entry_fx00));
  2023. ql_dump_buffer(ql_dbg_user + ql_dbg_verbose,
  2024. sp->fcport->vha, 0x5074,
  2025. (uint8_t *)fw_sts_ptr, sizeof(struct qla_mt_iocb_rsp_fx00));
  2026. res = bsg_job->reply->result = DID_OK << 16;
  2027. bsg_job->reply->reply_payload_rcv_len =
  2028. bsg_job->reply_payload.payload_len;
  2029. }
  2030. sp->done(vha, sp, res);
  2031. }
  2032. /**
  2033. * qlafx00_status_entry() - Process a Status IOCB entry.
  2034. * @ha: SCSI driver HA context
  2035. * @pkt: Entry pointer
  2036. */
  2037. static void
  2038. qlafx00_status_entry(scsi_qla_host_t *vha, struct rsp_que *rsp, void *pkt)
  2039. {
  2040. srb_t *sp;
  2041. fc_port_t *fcport;
  2042. struct scsi_cmnd *cp;
  2043. struct sts_entry_fx00 *sts;
  2044. __le16 comp_status;
  2045. __le16 scsi_status;
  2046. uint16_t ox_id;
  2047. __le16 lscsi_status;
  2048. int32_t resid;
  2049. uint32_t sense_len, par_sense_len, rsp_info_len, resid_len,
  2050. fw_resid_len;
  2051. uint8_t *rsp_info = NULL, *sense_data = NULL;
  2052. struct qla_hw_data *ha = vha->hw;
  2053. uint32_t hindex, handle;
  2054. uint16_t que;
  2055. struct req_que *req;
  2056. int logit = 1;
  2057. int res = 0;
  2058. sts = (struct sts_entry_fx00 *) pkt;
  2059. comp_status = sts->comp_status;
  2060. scsi_status = sts->scsi_status & cpu_to_le16((uint16_t)SS_MASK);
  2061. hindex = sts->handle;
  2062. handle = LSW(hindex);
  2063. que = MSW(hindex);
  2064. req = ha->req_q_map[que];
  2065. /* Validate handle. */
  2066. if (handle < req->num_outstanding_cmds)
  2067. sp = req->outstanding_cmds[handle];
  2068. else
  2069. sp = NULL;
  2070. if (sp == NULL) {
  2071. ql_dbg(ql_dbg_io, vha, 0x3034,
  2072. "Invalid status handle (0x%x).\n", handle);
  2073. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  2074. qla2xxx_wake_dpc(vha);
  2075. return;
  2076. }
  2077. if (sp->type == SRB_TM_CMD) {
  2078. req->outstanding_cmds[handle] = NULL;
  2079. qlafx00_tm_iocb_entry(vha, req, pkt, sp,
  2080. scsi_status, comp_status);
  2081. return;
  2082. }
  2083. /* Fast path completion. */
  2084. if (comp_status == CS_COMPLETE && scsi_status == 0) {
  2085. qla2x00_do_host_ramp_up(vha);
  2086. qla2x00_process_completed_request(vha, req, handle);
  2087. return;
  2088. }
  2089. req->outstanding_cmds[handle] = NULL;
  2090. cp = GET_CMD_SP(sp);
  2091. if (cp == NULL) {
  2092. ql_dbg(ql_dbg_io, vha, 0x3048,
  2093. "Command already returned (0x%x/%p).\n",
  2094. handle, sp);
  2095. return;
  2096. }
  2097. lscsi_status = scsi_status & cpu_to_le16((uint16_t)STATUS_MASK);
  2098. fcport = sp->fcport;
  2099. ox_id = 0;
  2100. sense_len = par_sense_len = rsp_info_len = resid_len =
  2101. fw_resid_len = 0;
  2102. if (scsi_status & cpu_to_le16((uint16_t)SS_SENSE_LEN_VALID))
  2103. sense_len = sts->sense_len;
  2104. if (scsi_status & cpu_to_le16(((uint16_t)SS_RESIDUAL_UNDER
  2105. | (uint16_t)SS_RESIDUAL_OVER)))
  2106. resid_len = le32_to_cpu(sts->residual_len);
  2107. if (comp_status == cpu_to_le16((uint16_t)CS_DATA_UNDERRUN))
  2108. fw_resid_len = le32_to_cpu(sts->residual_len);
  2109. rsp_info = sense_data = sts->data;
  2110. par_sense_len = sizeof(sts->data);
  2111. /* Check for overrun. */
  2112. if (comp_status == CS_COMPLETE &&
  2113. scsi_status & cpu_to_le16((uint16_t)SS_RESIDUAL_OVER))
  2114. comp_status = cpu_to_le16((uint16_t)CS_DATA_OVERRUN);
  2115. /*
  2116. * Based on Host and scsi status generate status code for Linux
  2117. */
  2118. switch (le16_to_cpu(comp_status)) {
  2119. case CS_COMPLETE:
  2120. case CS_QUEUE_FULL:
  2121. if (scsi_status == 0) {
  2122. res = DID_OK << 16;
  2123. break;
  2124. }
  2125. if (scsi_status & cpu_to_le16(((uint16_t)SS_RESIDUAL_UNDER
  2126. | (uint16_t)SS_RESIDUAL_OVER))) {
  2127. resid = resid_len;
  2128. scsi_set_resid(cp, resid);
  2129. if (!lscsi_status &&
  2130. ((unsigned)(scsi_bufflen(cp) - resid) <
  2131. cp->underflow)) {
  2132. ql_dbg(ql_dbg_io, fcport->vha, 0x3050,
  2133. "Mid-layer underflow "
  2134. "detected (0x%x of 0x%x bytes).\n",
  2135. resid, scsi_bufflen(cp));
  2136. res = DID_ERROR << 16;
  2137. break;
  2138. }
  2139. }
  2140. res = DID_OK << 16 | le16_to_cpu(lscsi_status);
  2141. if (lscsi_status ==
  2142. cpu_to_le16((uint16_t)SAM_STAT_TASK_SET_FULL)) {
  2143. ql_dbg(ql_dbg_io, fcport->vha, 0x3051,
  2144. "QUEUE FULL detected.\n");
  2145. break;
  2146. }
  2147. logit = 0;
  2148. if (lscsi_status != cpu_to_le16((uint16_t)SS_CHECK_CONDITION))
  2149. break;
  2150. memset(cp->sense_buffer, 0, SCSI_SENSE_BUFFERSIZE);
  2151. if (!(scsi_status & cpu_to_le16((uint16_t)SS_SENSE_LEN_VALID)))
  2152. break;
  2153. qlafx00_handle_sense(sp, sense_data, par_sense_len, sense_len,
  2154. rsp, res);
  2155. break;
  2156. case CS_DATA_UNDERRUN:
  2157. /* Use F/W calculated residual length. */
  2158. if (IS_FWI2_CAPABLE(ha) || IS_QLAFX00(ha))
  2159. resid = fw_resid_len;
  2160. else
  2161. resid = resid_len;
  2162. scsi_set_resid(cp, resid);
  2163. if (scsi_status & cpu_to_le16((uint16_t)SS_RESIDUAL_UNDER)) {
  2164. if ((IS_FWI2_CAPABLE(ha) || IS_QLAFX00(ha))
  2165. && fw_resid_len != resid_len) {
  2166. ql_dbg(ql_dbg_io, fcport->vha, 0x3052,
  2167. "Dropped frame(s) detected "
  2168. "(0x%x of 0x%x bytes).\n",
  2169. resid, scsi_bufflen(cp));
  2170. res = DID_ERROR << 16 |
  2171. le16_to_cpu(lscsi_status);
  2172. goto check_scsi_status;
  2173. }
  2174. if (!lscsi_status &&
  2175. ((unsigned)(scsi_bufflen(cp) - resid) <
  2176. cp->underflow)) {
  2177. ql_dbg(ql_dbg_io, fcport->vha, 0x3053,
  2178. "Mid-layer underflow "
  2179. "detected (0x%x of 0x%x bytes, "
  2180. "cp->underflow: 0x%x).\n",
  2181. resid, scsi_bufflen(cp), cp->underflow);
  2182. res = DID_ERROR << 16;
  2183. break;
  2184. }
  2185. } else if (lscsi_status !=
  2186. cpu_to_le16((uint16_t)SAM_STAT_TASK_SET_FULL) &&
  2187. lscsi_status != cpu_to_le16((uint16_t)SAM_STAT_BUSY)) {
  2188. /*
  2189. * scsi status of task set and busy are considered
  2190. * to be task not completed.
  2191. */
  2192. ql_dbg(ql_dbg_io, fcport->vha, 0x3054,
  2193. "Dropped frame(s) detected (0x%x "
  2194. "of 0x%x bytes).\n", resid,
  2195. scsi_bufflen(cp));
  2196. res = DID_ERROR << 16 | le16_to_cpu(lscsi_status);
  2197. goto check_scsi_status;
  2198. } else {
  2199. ql_dbg(ql_dbg_io, fcport->vha, 0x3055,
  2200. "scsi_status: 0x%x, lscsi_status: 0x%x\n",
  2201. scsi_status, lscsi_status);
  2202. }
  2203. res = DID_OK << 16 | le16_to_cpu(lscsi_status);
  2204. logit = 0;
  2205. check_scsi_status:
  2206. /*
  2207. * Check to see if SCSI Status is non zero. If so report SCSI
  2208. * Status.
  2209. */
  2210. if (lscsi_status != 0) {
  2211. if (lscsi_status ==
  2212. cpu_to_le16((uint16_t)SAM_STAT_TASK_SET_FULL)) {
  2213. ql_dbg(ql_dbg_io, fcport->vha, 0x3056,
  2214. "QUEUE FULL detected.\n");
  2215. logit = 1;
  2216. break;
  2217. }
  2218. if (lscsi_status !=
  2219. cpu_to_le16((uint16_t)SS_CHECK_CONDITION))
  2220. break;
  2221. memset(cp->sense_buffer, 0, SCSI_SENSE_BUFFERSIZE);
  2222. if (!(scsi_status &
  2223. cpu_to_le16((uint16_t)SS_SENSE_LEN_VALID)))
  2224. break;
  2225. qlafx00_handle_sense(sp, sense_data, par_sense_len,
  2226. sense_len, rsp, res);
  2227. }
  2228. break;
  2229. case CS_PORT_LOGGED_OUT:
  2230. case CS_PORT_CONFIG_CHG:
  2231. case CS_PORT_BUSY:
  2232. case CS_INCOMPLETE:
  2233. case CS_PORT_UNAVAILABLE:
  2234. case CS_TIMEOUT:
  2235. case CS_RESET:
  2236. /*
  2237. * We are going to have the fc class block the rport
  2238. * while we try to recover so instruct the mid layer
  2239. * to requeue until the class decides how to handle this.
  2240. */
  2241. res = DID_TRANSPORT_DISRUPTED << 16;
  2242. ql_dbg(ql_dbg_io, fcport->vha, 0x3057,
  2243. "Port down status: port-state=0x%x.\n",
  2244. atomic_read(&fcport->state));
  2245. if (atomic_read(&fcport->state) == FCS_ONLINE)
  2246. qla2x00_mark_device_lost(fcport->vha, fcport, 1, 1);
  2247. break;
  2248. case CS_ABORTED:
  2249. res = DID_RESET << 16;
  2250. break;
  2251. default:
  2252. res = DID_ERROR << 16;
  2253. break;
  2254. }
  2255. if (logit)
  2256. ql_dbg(ql_dbg_io, fcport->vha, 0x3058,
  2257. "FCP command status: 0x%x-0x%x (0x%x) nexus=%ld:%d:%d "
  2258. "tgt_id: 0x%x lscsi_status: 0x%x cdb=%10phN len=0x%x "
  2259. "rsp_info=0x%x resid=0x%x fw_resid=0x%x sense_len=0x%x, "
  2260. "par_sense_len=0x%x, rsp_info_len=0x%x\n",
  2261. comp_status, scsi_status, res, vha->host_no,
  2262. cp->device->id, cp->device->lun, fcport->tgt_id,
  2263. lscsi_status, cp->cmnd, scsi_bufflen(cp),
  2264. rsp_info_len, resid_len, fw_resid_len, sense_len,
  2265. par_sense_len, rsp_info_len);
  2266. if (!res)
  2267. qla2x00_do_host_ramp_up(vha);
  2268. if (rsp->status_srb == NULL)
  2269. sp->done(ha, sp, res);
  2270. }
  2271. /**
  2272. * qlafx00_status_cont_entry() - Process a Status Continuations entry.
  2273. * @ha: SCSI driver HA context
  2274. * @pkt: Entry pointer
  2275. *
  2276. * Extended sense data.
  2277. */
  2278. static void
  2279. qlafx00_status_cont_entry(struct rsp_que *rsp, sts_cont_entry_t *pkt)
  2280. {
  2281. uint8_t sense_sz = 0;
  2282. struct qla_hw_data *ha = rsp->hw;
  2283. struct scsi_qla_host *vha = pci_get_drvdata(ha->pdev);
  2284. srb_t *sp = rsp->status_srb;
  2285. struct scsi_cmnd *cp;
  2286. uint32_t sense_len;
  2287. uint8_t *sense_ptr;
  2288. if (!sp) {
  2289. ql_dbg(ql_dbg_io, vha, 0x3037,
  2290. "no SP, sp = %p\n", sp);
  2291. return;
  2292. }
  2293. if (!GET_FW_SENSE_LEN(sp)) {
  2294. ql_dbg(ql_dbg_io, vha, 0x304b,
  2295. "no fw sense data, sp = %p\n", sp);
  2296. return;
  2297. }
  2298. cp = GET_CMD_SP(sp);
  2299. if (cp == NULL) {
  2300. ql_log(ql_log_warn, vha, 0x303b,
  2301. "cmd is NULL: already returned to OS (sp=%p).\n", sp);
  2302. rsp->status_srb = NULL;
  2303. return;
  2304. }
  2305. if (!GET_CMD_SENSE_LEN(sp)) {
  2306. ql_dbg(ql_dbg_io, vha, 0x304c,
  2307. "no sense data, sp = %p\n", sp);
  2308. } else {
  2309. sense_len = GET_CMD_SENSE_LEN(sp);
  2310. sense_ptr = GET_CMD_SENSE_PTR(sp);
  2311. ql_dbg(ql_dbg_io, vha, 0x304f,
  2312. "sp=%p sense_len=0x%x sense_ptr=%p.\n",
  2313. sp, sense_len, sense_ptr);
  2314. if (sense_len > sizeof(pkt->data))
  2315. sense_sz = sizeof(pkt->data);
  2316. else
  2317. sense_sz = sense_len;
  2318. /* Move sense data. */
  2319. ql_dump_buffer(ql_dbg_io + ql_dbg_buffer, vha, 0x304e,
  2320. (uint8_t *)pkt, sizeof(sts_cont_entry_t));
  2321. memcpy(sense_ptr, pkt->data, sense_sz);
  2322. ql_dump_buffer(ql_dbg_io + ql_dbg_buffer, vha, 0x304a,
  2323. sense_ptr, sense_sz);
  2324. sense_len -= sense_sz;
  2325. sense_ptr += sense_sz;
  2326. SET_CMD_SENSE_PTR(sp, sense_ptr);
  2327. SET_CMD_SENSE_LEN(sp, sense_len);
  2328. }
  2329. sense_len = GET_FW_SENSE_LEN(sp);
  2330. sense_len = (sense_len > sizeof(pkt->data)) ?
  2331. (sense_len - sizeof(pkt->data)) : 0;
  2332. SET_FW_SENSE_LEN(sp, sense_len);
  2333. /* Place command on done queue. */
  2334. if (sense_len == 0) {
  2335. rsp->status_srb = NULL;
  2336. sp->done(ha, sp, cp->result);
  2337. }
  2338. }
  2339. /**
  2340. * qlafx00_multistatus_entry() - Process Multi response queue entries.
  2341. * @ha: SCSI driver HA context
  2342. */
  2343. static void
  2344. qlafx00_multistatus_entry(struct scsi_qla_host *vha,
  2345. struct rsp_que *rsp, void *pkt)
  2346. {
  2347. srb_t *sp;
  2348. struct multi_sts_entry_fx00 *stsmfx;
  2349. struct qla_hw_data *ha = vha->hw;
  2350. uint32_t handle, hindex, handle_count, i;
  2351. uint16_t que;
  2352. struct req_que *req;
  2353. __le32 *handle_ptr;
  2354. stsmfx = (struct multi_sts_entry_fx00 *) pkt;
  2355. handle_count = stsmfx->handle_count;
  2356. if (handle_count > MAX_HANDLE_COUNT) {
  2357. ql_dbg(ql_dbg_io, vha, 0x3035,
  2358. "Invalid handle count (0x%x).\n", handle_count);
  2359. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  2360. qla2xxx_wake_dpc(vha);
  2361. return;
  2362. }
  2363. handle_ptr = &stsmfx->handles[0];
  2364. for (i = 0; i < handle_count; i++) {
  2365. hindex = le32_to_cpu(*handle_ptr);
  2366. handle = LSW(hindex);
  2367. que = MSW(hindex);
  2368. req = ha->req_q_map[que];
  2369. /* Validate handle. */
  2370. if (handle < req->num_outstanding_cmds)
  2371. sp = req->outstanding_cmds[handle];
  2372. else
  2373. sp = NULL;
  2374. if (sp == NULL) {
  2375. ql_dbg(ql_dbg_io, vha, 0x3044,
  2376. "Invalid status handle (0x%x).\n", handle);
  2377. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  2378. qla2xxx_wake_dpc(vha);
  2379. return;
  2380. }
  2381. qla2x00_process_completed_request(vha, req, handle);
  2382. handle_ptr++;
  2383. }
  2384. }
  2385. /**
  2386. * qlafx00_error_entry() - Process an error entry.
  2387. * @ha: SCSI driver HA context
  2388. * @pkt: Entry pointer
  2389. */
  2390. static void
  2391. qlafx00_error_entry(scsi_qla_host_t *vha, struct rsp_que *rsp,
  2392. struct sts_entry_fx00 *pkt, uint8_t estatus, uint8_t etype)
  2393. {
  2394. srb_t *sp;
  2395. struct qla_hw_data *ha = vha->hw;
  2396. const char func[] = "ERROR-IOCB";
  2397. uint16_t que = MSW(pkt->handle);
  2398. struct req_que *req = NULL;
  2399. int res = DID_ERROR << 16;
  2400. ql_dbg(ql_dbg_async, vha, 0x507f,
  2401. "type of error status in response: 0x%x\n", estatus);
  2402. req = ha->req_q_map[que];
  2403. sp = qla2x00_get_sp_from_handle(vha, func, req, pkt);
  2404. if (sp) {
  2405. sp->done(ha, sp, res);
  2406. return;
  2407. }
  2408. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  2409. qla2xxx_wake_dpc(vha);
  2410. }
  2411. /**
  2412. * qlafx00_process_response_queue() - Process response queue entries.
  2413. * @ha: SCSI driver HA context
  2414. */
  2415. static void
  2416. qlafx00_process_response_queue(struct scsi_qla_host *vha,
  2417. struct rsp_que *rsp)
  2418. {
  2419. struct sts_entry_fx00 *pkt;
  2420. response_t *lptr;
  2421. while (RD_REG_DWORD((void __iomem *)&(rsp->ring_ptr->signature)) !=
  2422. RESPONSE_PROCESSED) {
  2423. lptr = rsp->ring_ptr;
  2424. memcpy_fromio(rsp->rsp_pkt, (void __iomem *)lptr,
  2425. sizeof(rsp->rsp_pkt));
  2426. pkt = (struct sts_entry_fx00 *)rsp->rsp_pkt;
  2427. rsp->ring_index++;
  2428. if (rsp->ring_index == rsp->length) {
  2429. rsp->ring_index = 0;
  2430. rsp->ring_ptr = rsp->ring;
  2431. } else {
  2432. rsp->ring_ptr++;
  2433. }
  2434. if (pkt->entry_status != 0 &&
  2435. pkt->entry_type != IOCTL_IOSB_TYPE_FX00) {
  2436. qlafx00_error_entry(vha, rsp,
  2437. (struct sts_entry_fx00 *)pkt, pkt->entry_status,
  2438. pkt->entry_type);
  2439. goto next_iter;
  2440. continue;
  2441. }
  2442. switch (pkt->entry_type) {
  2443. case STATUS_TYPE_FX00:
  2444. qlafx00_status_entry(vha, rsp, pkt);
  2445. break;
  2446. case STATUS_CONT_TYPE_FX00:
  2447. qlafx00_status_cont_entry(rsp, (sts_cont_entry_t *)pkt);
  2448. break;
  2449. case MULTI_STATUS_TYPE_FX00:
  2450. qlafx00_multistatus_entry(vha, rsp, pkt);
  2451. break;
  2452. case ABORT_IOCB_TYPE_FX00:
  2453. qlafx00_abort_iocb_entry(vha, rsp->req,
  2454. (struct abort_iocb_entry_fx00 *)pkt);
  2455. break;
  2456. case IOCTL_IOSB_TYPE_FX00:
  2457. qlafx00_ioctl_iosb_entry(vha, rsp->req,
  2458. (struct ioctl_iocb_entry_fx00 *)pkt);
  2459. break;
  2460. default:
  2461. /* Type Not Supported. */
  2462. ql_dbg(ql_dbg_async, vha, 0x5081,
  2463. "Received unknown response pkt type %x "
  2464. "entry status=%x.\n",
  2465. pkt->entry_type, pkt->entry_status);
  2466. break;
  2467. }
  2468. next_iter:
  2469. WRT_REG_DWORD((void __iomem *)&lptr->signature,
  2470. RESPONSE_PROCESSED);
  2471. wmb();
  2472. }
  2473. /* Adjust ring index */
  2474. WRT_REG_DWORD(rsp->rsp_q_out, rsp->ring_index);
  2475. }
  2476. /**
  2477. * qlafx00_async_event() - Process aynchronous events.
  2478. * @ha: SCSI driver HA context
  2479. */
  2480. static void
  2481. qlafx00_async_event(scsi_qla_host_t *vha)
  2482. {
  2483. struct qla_hw_data *ha = vha->hw;
  2484. struct device_reg_fx00 __iomem *reg;
  2485. int data_size = 1;
  2486. reg = &ha->iobase->ispfx00;
  2487. /* Setup to process RIO completion. */
  2488. switch (ha->aenmb[0]) {
  2489. case QLAFX00_MBA_SYSTEM_ERR: /* System Error */
  2490. ql_log(ql_log_warn, vha, 0x5079,
  2491. "ISP System Error - mbx1=%x\n", ha->aenmb[0]);
  2492. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  2493. break;
  2494. case QLAFX00_MBA_SHUTDOWN_RQSTD: /* Shutdown requested */
  2495. ql_dbg(ql_dbg_async, vha, 0x5076,
  2496. "Asynchronous FW shutdown requested.\n");
  2497. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  2498. qla2xxx_wake_dpc(vha);
  2499. break;
  2500. case QLAFX00_MBA_PORT_UPDATE: /* Port database update */
  2501. ha->aenmb[1] = RD_REG_WORD(&reg->aenmailbox1);
  2502. ha->aenmb[2] = RD_REG_WORD(&reg->aenmailbox2);
  2503. ha->aenmb[3] = RD_REG_WORD(&reg->aenmailbox3);
  2504. ql_dbg(ql_dbg_async, vha, 0x5077,
  2505. "Asynchronous port Update received "
  2506. "aenmb[0]: %x, aenmb[1]: %x, aenmb[2]: %x, aenmb[3]: %x\n",
  2507. ha->aenmb[0], ha->aenmb[1], ha->aenmb[2], ha->aenmb[3]);
  2508. data_size = 4;
  2509. break;
  2510. case QLAFX00_MBA_TEMP_OVER: /* Over temperature event */
  2511. ql_log(ql_log_info, vha, 0x5085,
  2512. "Asynchronous over temperature event received "
  2513. "aenmb[0]: %x\n",
  2514. ha->aenmb[0]);
  2515. break;
  2516. case QLAFX00_MBA_TEMP_NORM: /* Normal temperature event */
  2517. ql_log(ql_log_info, vha, 0x5086,
  2518. "Asynchronous normal temperature event received "
  2519. "aenmb[0]: %x\n",
  2520. ha->aenmb[0]);
  2521. break;
  2522. case QLAFX00_MBA_TEMP_CRIT: /* Critical temperature event */
  2523. ql_log(ql_log_info, vha, 0x5083,
  2524. "Asynchronous critical temperature event received "
  2525. "aenmb[0]: %x\n",
  2526. ha->aenmb[0]);
  2527. break;
  2528. default:
  2529. ha->aenmb[1] = RD_REG_WORD(&reg->aenmailbox1);
  2530. ha->aenmb[2] = RD_REG_WORD(&reg->aenmailbox2);
  2531. ha->aenmb[3] = RD_REG_WORD(&reg->aenmailbox3);
  2532. ha->aenmb[4] = RD_REG_WORD(&reg->aenmailbox4);
  2533. ha->aenmb[5] = RD_REG_WORD(&reg->aenmailbox5);
  2534. ha->aenmb[6] = RD_REG_WORD(&reg->aenmailbox6);
  2535. ha->aenmb[7] = RD_REG_WORD(&reg->aenmailbox7);
  2536. ql_dbg(ql_dbg_async, vha, 0x5078,
  2537. "AEN:%04x %04x %04x %04x :%04x %04x %04x %04x\n",
  2538. ha->aenmb[0], ha->aenmb[1], ha->aenmb[2], ha->aenmb[3],
  2539. ha->aenmb[4], ha->aenmb[5], ha->aenmb[6], ha->aenmb[7]);
  2540. break;
  2541. }
  2542. qlafx00_post_aenfx_work(vha, ha->aenmb[0],
  2543. (uint32_t *)ha->aenmb, data_size);
  2544. }
  2545. /**
  2546. *
  2547. * qlafx00x_mbx_completion() - Process mailbox command completions.
  2548. * @ha: SCSI driver HA context
  2549. * @mb16: Mailbox16 register
  2550. */
  2551. static void
  2552. qlafx00_mbx_completion(scsi_qla_host_t *vha, uint32_t mb0)
  2553. {
  2554. uint16_t cnt;
  2555. uint16_t __iomem *wptr;
  2556. struct qla_hw_data *ha = vha->hw;
  2557. struct device_reg_fx00 __iomem *reg = &ha->iobase->ispfx00;
  2558. if (!ha->mcp32)
  2559. ql_dbg(ql_dbg_async, vha, 0x507e, "MBX pointer ERROR.\n");
  2560. /* Load return mailbox registers. */
  2561. ha->flags.mbox_int = 1;
  2562. ha->mailbox_out32[0] = mb0;
  2563. wptr = (uint16_t __iomem *)&reg->mailbox17;
  2564. for (cnt = 1; cnt < ha->mbx_count; cnt++) {
  2565. ha->mailbox_out32[cnt] = RD_REG_WORD(wptr);
  2566. wptr++;
  2567. }
  2568. }
  2569. /**
  2570. * qlafx00_intr_handler() - Process interrupts for the ISPFX00.
  2571. * @irq:
  2572. * @dev_id: SCSI driver HA context
  2573. *
  2574. * Called by system whenever the host adapter generates an interrupt.
  2575. *
  2576. * Returns handled flag.
  2577. */
  2578. irqreturn_t
  2579. qlafx00_intr_handler(int irq, void *dev_id)
  2580. {
  2581. scsi_qla_host_t *vha;
  2582. struct qla_hw_data *ha;
  2583. struct device_reg_fx00 __iomem *reg;
  2584. int status;
  2585. unsigned long iter;
  2586. uint32_t stat;
  2587. uint32_t mb[8];
  2588. struct rsp_que *rsp;
  2589. unsigned long flags;
  2590. uint32_t clr_intr = 0;
  2591. rsp = (struct rsp_que *) dev_id;
  2592. if (!rsp) {
  2593. ql_log(ql_log_info, NULL, 0x507d,
  2594. "%s: NULL response queue pointer.\n", __func__);
  2595. return IRQ_NONE;
  2596. }
  2597. ha = rsp->hw;
  2598. reg = &ha->iobase->ispfx00;
  2599. status = 0;
  2600. if (unlikely(pci_channel_offline(ha->pdev)))
  2601. return IRQ_HANDLED;
  2602. spin_lock_irqsave(&ha->hardware_lock, flags);
  2603. vha = pci_get_drvdata(ha->pdev);
  2604. for (iter = 50; iter--; clr_intr = 0) {
  2605. stat = QLAFX00_RD_INTR_REG(ha);
  2606. if ((stat & QLAFX00_HST_INT_STS_BITS) == 0)
  2607. break;
  2608. switch (stat & QLAFX00_HST_INT_STS_BITS) {
  2609. case QLAFX00_INTR_MB_CMPLT:
  2610. case QLAFX00_INTR_MB_RSP_CMPLT:
  2611. case QLAFX00_INTR_MB_ASYNC_CMPLT:
  2612. case QLAFX00_INTR_ALL_CMPLT:
  2613. mb[0] = RD_REG_WORD(&reg->mailbox16);
  2614. qlafx00_mbx_completion(vha, mb[0]);
  2615. status |= MBX_INTERRUPT;
  2616. clr_intr |= QLAFX00_INTR_MB_CMPLT;
  2617. break;
  2618. case QLAFX00_INTR_ASYNC_CMPLT:
  2619. case QLAFX00_INTR_RSP_ASYNC_CMPLT:
  2620. ha->aenmb[0] = RD_REG_WORD(&reg->aenmailbox0);
  2621. qlafx00_async_event(vha);
  2622. clr_intr |= QLAFX00_INTR_ASYNC_CMPLT;
  2623. break;
  2624. case QLAFX00_INTR_RSP_CMPLT:
  2625. qlafx00_process_response_queue(vha, rsp);
  2626. clr_intr |= QLAFX00_INTR_RSP_CMPLT;
  2627. break;
  2628. default:
  2629. ql_dbg(ql_dbg_async, vha, 0x507a,
  2630. "Unrecognized interrupt type (%d).\n", stat);
  2631. break;
  2632. }
  2633. QLAFX00_CLR_INTR_REG(ha, clr_intr);
  2634. QLAFX00_RD_INTR_REG(ha);
  2635. }
  2636. qla2x00_handle_mbx_completion(ha, status);
  2637. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  2638. return IRQ_HANDLED;
  2639. }
  2640. /** QLAFX00 specific IOCB implementation functions */
  2641. static inline cont_a64_entry_t *
  2642. qlafx00_prep_cont_type1_iocb(struct req_que *req,
  2643. cont_a64_entry_t *lcont_pkt)
  2644. {
  2645. cont_a64_entry_t *cont_pkt;
  2646. /* Adjust ring index. */
  2647. req->ring_index++;
  2648. if (req->ring_index == req->length) {
  2649. req->ring_index = 0;
  2650. req->ring_ptr = req->ring;
  2651. } else {
  2652. req->ring_ptr++;
  2653. }
  2654. cont_pkt = (cont_a64_entry_t *)req->ring_ptr;
  2655. /* Load packet defaults. */
  2656. lcont_pkt->entry_type = CONTINUE_A64_TYPE_FX00;
  2657. return cont_pkt;
  2658. }
  2659. static inline void
  2660. qlafx00_build_scsi_iocbs(srb_t *sp, struct cmd_type_7_fx00 *cmd_pkt,
  2661. uint16_t tot_dsds, struct cmd_type_7_fx00 *lcmd_pkt)
  2662. {
  2663. uint16_t avail_dsds;
  2664. __le32 *cur_dsd;
  2665. scsi_qla_host_t *vha;
  2666. struct scsi_cmnd *cmd;
  2667. struct scatterlist *sg;
  2668. int i, cont;
  2669. struct req_que *req;
  2670. cont_a64_entry_t lcont_pkt;
  2671. cont_a64_entry_t *cont_pkt;
  2672. vha = sp->fcport->vha;
  2673. req = vha->req;
  2674. cmd = GET_CMD_SP(sp);
  2675. cont = 0;
  2676. cont_pkt = NULL;
  2677. /* Update entry type to indicate Command Type 3 IOCB */
  2678. lcmd_pkt->entry_type = FX00_COMMAND_TYPE_7;
  2679. /* No data transfer */
  2680. if (!scsi_bufflen(cmd) || cmd->sc_data_direction == DMA_NONE) {
  2681. lcmd_pkt->byte_count = __constant_cpu_to_le32(0);
  2682. return;
  2683. }
  2684. /* Set transfer direction */
  2685. if (cmd->sc_data_direction == DMA_TO_DEVICE) {
  2686. lcmd_pkt->cntrl_flags = TMF_WRITE_DATA;
  2687. vha->qla_stats.output_bytes += scsi_bufflen(cmd);
  2688. } else if (cmd->sc_data_direction == DMA_FROM_DEVICE) {
  2689. lcmd_pkt->cntrl_flags = TMF_READ_DATA;
  2690. vha->qla_stats.input_bytes += scsi_bufflen(cmd);
  2691. }
  2692. /* One DSD is available in the Command Type 3 IOCB */
  2693. avail_dsds = 1;
  2694. cur_dsd = (__le32 *)&lcmd_pkt->dseg_0_address;
  2695. /* Load data segments */
  2696. scsi_for_each_sg(cmd, sg, tot_dsds, i) {
  2697. dma_addr_t sle_dma;
  2698. /* Allocate additional continuation packets? */
  2699. if (avail_dsds == 0) {
  2700. /*
  2701. * Five DSDs are available in the Continuation
  2702. * Type 1 IOCB.
  2703. */
  2704. memset(&lcont_pkt, 0, REQUEST_ENTRY_SIZE);
  2705. cont_pkt =
  2706. qlafx00_prep_cont_type1_iocb(req, &lcont_pkt);
  2707. cur_dsd = (__le32 *)lcont_pkt.dseg_0_address;
  2708. avail_dsds = 5;
  2709. cont = 1;
  2710. }
  2711. sle_dma = sg_dma_address(sg);
  2712. *cur_dsd++ = cpu_to_le32(LSD(sle_dma));
  2713. *cur_dsd++ = cpu_to_le32(MSD(sle_dma));
  2714. *cur_dsd++ = cpu_to_le32(sg_dma_len(sg));
  2715. avail_dsds--;
  2716. if (avail_dsds == 0 && cont == 1) {
  2717. cont = 0;
  2718. memcpy_toio((void __iomem *)cont_pkt, &lcont_pkt,
  2719. REQUEST_ENTRY_SIZE);
  2720. }
  2721. }
  2722. if (avail_dsds != 0 && cont == 1) {
  2723. memcpy_toio((void __iomem *)cont_pkt, &lcont_pkt,
  2724. REQUEST_ENTRY_SIZE);
  2725. }
  2726. }
  2727. /**
  2728. * qlafx00_start_scsi() - Send a SCSI command to the ISP
  2729. * @sp: command to send to the ISP
  2730. *
  2731. * Returns non-zero if a failure occurred, else zero.
  2732. */
  2733. int
  2734. qlafx00_start_scsi(srb_t *sp)
  2735. {
  2736. int ret, nseg;
  2737. unsigned long flags;
  2738. uint32_t index;
  2739. uint32_t handle;
  2740. uint16_t cnt;
  2741. uint16_t req_cnt;
  2742. uint16_t tot_dsds;
  2743. struct req_que *req = NULL;
  2744. struct rsp_que *rsp = NULL;
  2745. struct scsi_cmnd *cmd = GET_CMD_SP(sp);
  2746. struct scsi_qla_host *vha = sp->fcport->vha;
  2747. struct qla_hw_data *ha = vha->hw;
  2748. struct cmd_type_7_fx00 *cmd_pkt;
  2749. struct cmd_type_7_fx00 lcmd_pkt;
  2750. struct scsi_lun llun;
  2751. char tag[2];
  2752. /* Setup device pointers. */
  2753. ret = 0;
  2754. rsp = ha->rsp_q_map[0];
  2755. req = vha->req;
  2756. /* So we know we haven't pci_map'ed anything yet */
  2757. tot_dsds = 0;
  2758. /* Forcing marker needed for now */
  2759. vha->marker_needed = 0;
  2760. /* Send marker if required */
  2761. if (vha->marker_needed != 0) {
  2762. if (qla2x00_marker(vha, req, rsp, 0, 0, MK_SYNC_ALL) !=
  2763. QLA_SUCCESS)
  2764. return QLA_FUNCTION_FAILED;
  2765. vha->marker_needed = 0;
  2766. }
  2767. /* Acquire ring specific lock */
  2768. spin_lock_irqsave(&ha->hardware_lock, flags);
  2769. /* Check for room in outstanding command list. */
  2770. handle = req->current_outstanding_cmd;
  2771. for (index = 1; index < req->num_outstanding_cmds; index++) {
  2772. handle++;
  2773. if (handle == req->num_outstanding_cmds)
  2774. handle = 1;
  2775. if (!req->outstanding_cmds[handle])
  2776. break;
  2777. }
  2778. if (index == req->num_outstanding_cmds)
  2779. goto queuing_error;
  2780. /* Map the sg table so we have an accurate count of sg entries needed */
  2781. if (scsi_sg_count(cmd)) {
  2782. nseg = dma_map_sg(&ha->pdev->dev, scsi_sglist(cmd),
  2783. scsi_sg_count(cmd), cmd->sc_data_direction);
  2784. if (unlikely(!nseg))
  2785. goto queuing_error;
  2786. } else
  2787. nseg = 0;
  2788. tot_dsds = nseg;
  2789. req_cnt = qla24xx_calc_iocbs(vha, tot_dsds);
  2790. if (req->cnt < (req_cnt + 2)) {
  2791. cnt = RD_REG_DWORD_RELAXED(req->req_q_out);
  2792. if (req->ring_index < cnt)
  2793. req->cnt = cnt - req->ring_index;
  2794. else
  2795. req->cnt = req->length -
  2796. (req->ring_index - cnt);
  2797. if (req->cnt < (req_cnt + 2))
  2798. goto queuing_error;
  2799. }
  2800. /* Build command packet. */
  2801. req->current_outstanding_cmd = handle;
  2802. req->outstanding_cmds[handle] = sp;
  2803. sp->handle = handle;
  2804. cmd->host_scribble = (unsigned char *)(unsigned long)handle;
  2805. req->cnt -= req_cnt;
  2806. cmd_pkt = (struct cmd_type_7_fx00 *)req->ring_ptr;
  2807. memset(&lcmd_pkt, 0, REQUEST_ENTRY_SIZE);
  2808. lcmd_pkt.handle = MAKE_HANDLE(req->id, sp->handle);
  2809. lcmd_pkt.handle_hi = 0;
  2810. lcmd_pkt.dseg_count = cpu_to_le16(tot_dsds);
  2811. lcmd_pkt.tgt_idx = cpu_to_le16(sp->fcport->tgt_id);
  2812. int_to_scsilun(cmd->device->lun, &llun);
  2813. host_to_adap((uint8_t *)&llun, (uint8_t *)&lcmd_pkt.lun,
  2814. sizeof(lcmd_pkt.lun));
  2815. /* Update tagged queuing modifier -- default is TSK_SIMPLE (0). */
  2816. if (scsi_populate_tag_msg(cmd, tag)) {
  2817. switch (tag[0]) {
  2818. case HEAD_OF_QUEUE_TAG:
  2819. lcmd_pkt.task = TSK_HEAD_OF_QUEUE;
  2820. break;
  2821. case ORDERED_QUEUE_TAG:
  2822. lcmd_pkt.task = TSK_ORDERED;
  2823. break;
  2824. }
  2825. }
  2826. /* Load SCSI command packet. */
  2827. host_to_adap(cmd->cmnd, lcmd_pkt.fcp_cdb, sizeof(lcmd_pkt.fcp_cdb));
  2828. lcmd_pkt.byte_count = cpu_to_le32((uint32_t)scsi_bufflen(cmd));
  2829. /* Build IOCB segments */
  2830. qlafx00_build_scsi_iocbs(sp, cmd_pkt, tot_dsds, &lcmd_pkt);
  2831. /* Set total data segment count. */
  2832. lcmd_pkt.entry_count = (uint8_t)req_cnt;
  2833. /* Specify response queue number where completion should happen */
  2834. lcmd_pkt.entry_status = (uint8_t) rsp->id;
  2835. ql_dump_buffer(ql_dbg_io + ql_dbg_buffer, vha, 0x302e,
  2836. (uint8_t *)cmd->cmnd, cmd->cmd_len);
  2837. ql_dump_buffer(ql_dbg_io + ql_dbg_buffer, vha, 0x3032,
  2838. (uint8_t *)&lcmd_pkt, REQUEST_ENTRY_SIZE);
  2839. memcpy_toio((void __iomem *)cmd_pkt, &lcmd_pkt, REQUEST_ENTRY_SIZE);
  2840. wmb();
  2841. /* Adjust ring index. */
  2842. req->ring_index++;
  2843. if (req->ring_index == req->length) {
  2844. req->ring_index = 0;
  2845. req->ring_ptr = req->ring;
  2846. } else
  2847. req->ring_ptr++;
  2848. sp->flags |= SRB_DMA_VALID;
  2849. /* Set chip new ring index. */
  2850. WRT_REG_DWORD(req->req_q_in, req->ring_index);
  2851. QLAFX00_SET_HST_INTR(ha, ha->rqstq_intr_code);
  2852. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  2853. return QLA_SUCCESS;
  2854. queuing_error:
  2855. if (tot_dsds)
  2856. scsi_dma_unmap(cmd);
  2857. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  2858. return QLA_FUNCTION_FAILED;
  2859. }
  2860. void
  2861. qlafx00_tm_iocb(srb_t *sp, struct tsk_mgmt_entry_fx00 *ptm_iocb)
  2862. {
  2863. struct srb_iocb *fxio = &sp->u.iocb_cmd;
  2864. scsi_qla_host_t *vha = sp->fcport->vha;
  2865. struct req_que *req = vha->req;
  2866. struct tsk_mgmt_entry_fx00 tm_iocb;
  2867. struct scsi_lun llun;
  2868. memset(&tm_iocb, 0, sizeof(struct tsk_mgmt_entry_fx00));
  2869. tm_iocb.entry_type = TSK_MGMT_IOCB_TYPE_FX00;
  2870. tm_iocb.entry_count = 1;
  2871. tm_iocb.handle = cpu_to_le32(MAKE_HANDLE(req->id, sp->handle));
  2872. tm_iocb.handle_hi = 0;
  2873. tm_iocb.timeout = cpu_to_le16(qla2x00_get_async_timeout(vha) + 2);
  2874. tm_iocb.tgt_id = cpu_to_le16(sp->fcport->tgt_id);
  2875. tm_iocb.control_flags = cpu_to_le32(fxio->u.tmf.flags);
  2876. if (tm_iocb.control_flags == cpu_to_le32((uint32_t)TCF_LUN_RESET)) {
  2877. int_to_scsilun(fxio->u.tmf.lun, &llun);
  2878. host_to_adap((uint8_t *)&llun, (uint8_t *)&tm_iocb.lun,
  2879. sizeof(struct scsi_lun));
  2880. }
  2881. memcpy((void *)ptm_iocb, &tm_iocb,
  2882. sizeof(struct tsk_mgmt_entry_fx00));
  2883. wmb();
  2884. }
  2885. void
  2886. qlafx00_abort_iocb(srb_t *sp, struct abort_iocb_entry_fx00 *pabt_iocb)
  2887. {
  2888. struct srb_iocb *fxio = &sp->u.iocb_cmd;
  2889. scsi_qla_host_t *vha = sp->fcport->vha;
  2890. struct req_que *req = vha->req;
  2891. struct abort_iocb_entry_fx00 abt_iocb;
  2892. memset(&abt_iocb, 0, sizeof(struct abort_iocb_entry_fx00));
  2893. abt_iocb.entry_type = ABORT_IOCB_TYPE_FX00;
  2894. abt_iocb.entry_count = 1;
  2895. abt_iocb.handle = cpu_to_le32(MAKE_HANDLE(req->id, sp->handle));
  2896. abt_iocb.abort_handle =
  2897. cpu_to_le32(MAKE_HANDLE(req->id, fxio->u.abt.cmd_hndl));
  2898. abt_iocb.tgt_id_sts = cpu_to_le16(sp->fcport->tgt_id);
  2899. abt_iocb.req_que_no = cpu_to_le16(req->id);
  2900. memcpy((void *)pabt_iocb, &abt_iocb,
  2901. sizeof(struct abort_iocb_entry_fx00));
  2902. wmb();
  2903. }
  2904. void
  2905. qlafx00_fxdisc_iocb(srb_t *sp, struct fxdisc_entry_fx00 *pfxiocb)
  2906. {
  2907. struct srb_iocb *fxio = &sp->u.iocb_cmd;
  2908. struct qla_mt_iocb_rqst_fx00 *piocb_rqst;
  2909. struct fc_bsg_job *bsg_job;
  2910. struct fxdisc_entry_fx00 fx_iocb;
  2911. uint8_t entry_cnt = 1;
  2912. memset(&fx_iocb, 0, sizeof(struct fxdisc_entry_fx00));
  2913. fx_iocb.entry_type = FX00_IOCB_TYPE;
  2914. fx_iocb.handle = cpu_to_le32(sp->handle);
  2915. fx_iocb.entry_count = entry_cnt;
  2916. if (sp->type == SRB_FXIOCB_DCMD) {
  2917. fx_iocb.func_num =
  2918. sp->u.iocb_cmd.u.fxiocb.req_func_type;
  2919. fx_iocb.adapid = fxio->u.fxiocb.adapter_id;
  2920. fx_iocb.adapid_hi = fxio->u.fxiocb.adapter_id_hi;
  2921. fx_iocb.reserved_0 = fxio->u.fxiocb.reserved_0;
  2922. fx_iocb.reserved_1 = fxio->u.fxiocb.reserved_1;
  2923. fx_iocb.dataword_extra = fxio->u.fxiocb.req_data_extra;
  2924. if (fxio->u.fxiocb.flags & SRB_FXDISC_REQ_DMA_VALID) {
  2925. fx_iocb.req_dsdcnt = cpu_to_le16(1);
  2926. fx_iocb.req_xfrcnt =
  2927. cpu_to_le16(fxio->u.fxiocb.req_len);
  2928. fx_iocb.dseg_rq_address[0] =
  2929. cpu_to_le32(LSD(fxio->u.fxiocb.req_dma_handle));
  2930. fx_iocb.dseg_rq_address[1] =
  2931. cpu_to_le32(MSD(fxio->u.fxiocb.req_dma_handle));
  2932. fx_iocb.dseg_rq_len =
  2933. cpu_to_le32(fxio->u.fxiocb.req_len);
  2934. }
  2935. if (fxio->u.fxiocb.flags & SRB_FXDISC_RESP_DMA_VALID) {
  2936. fx_iocb.rsp_dsdcnt = cpu_to_le16(1);
  2937. fx_iocb.rsp_xfrcnt =
  2938. cpu_to_le16(fxio->u.fxiocb.rsp_len);
  2939. fx_iocb.dseg_rsp_address[0] =
  2940. cpu_to_le32(LSD(fxio->u.fxiocb.rsp_dma_handle));
  2941. fx_iocb.dseg_rsp_address[1] =
  2942. cpu_to_le32(MSD(fxio->u.fxiocb.rsp_dma_handle));
  2943. fx_iocb.dseg_rsp_len =
  2944. cpu_to_le32(fxio->u.fxiocb.rsp_len);
  2945. }
  2946. if (fxio->u.fxiocb.flags & SRB_FXDISC_REQ_DWRD_VALID) {
  2947. fx_iocb.dataword = fxio->u.fxiocb.req_data;
  2948. }
  2949. fx_iocb.flags = fxio->u.fxiocb.flags;
  2950. } else {
  2951. struct scatterlist *sg;
  2952. bsg_job = sp->u.bsg_job;
  2953. piocb_rqst = (struct qla_mt_iocb_rqst_fx00 *)
  2954. &bsg_job->request->rqst_data.h_vendor.vendor_cmd[1];
  2955. fx_iocb.func_num = piocb_rqst->func_type;
  2956. fx_iocb.adapid = piocb_rqst->adapid;
  2957. fx_iocb.adapid_hi = piocb_rqst->adapid_hi;
  2958. fx_iocb.reserved_0 = piocb_rqst->reserved_0;
  2959. fx_iocb.reserved_1 = piocb_rqst->reserved_1;
  2960. fx_iocb.dataword_extra = piocb_rqst->dataword_extra;
  2961. fx_iocb.dataword = piocb_rqst->dataword;
  2962. fx_iocb.req_xfrcnt = piocb_rqst->req_len;
  2963. fx_iocb.rsp_xfrcnt = piocb_rqst->rsp_len;
  2964. if (piocb_rqst->flags & SRB_FXDISC_REQ_DMA_VALID) {
  2965. int avail_dsds, tot_dsds;
  2966. cont_a64_entry_t lcont_pkt;
  2967. cont_a64_entry_t *cont_pkt = NULL;
  2968. __le32 *cur_dsd;
  2969. int index = 0, cont = 0;
  2970. fx_iocb.req_dsdcnt =
  2971. cpu_to_le16(bsg_job->request_payload.sg_cnt);
  2972. tot_dsds =
  2973. bsg_job->request_payload.sg_cnt;
  2974. cur_dsd = (__le32 *)&fx_iocb.dseg_rq_address[0];
  2975. avail_dsds = 1;
  2976. for_each_sg(bsg_job->request_payload.sg_list, sg,
  2977. tot_dsds, index) {
  2978. dma_addr_t sle_dma;
  2979. /* Allocate additional continuation packets? */
  2980. if (avail_dsds == 0) {
  2981. /*
  2982. * Five DSDs are available in the Cont.
  2983. * Type 1 IOCB.
  2984. */
  2985. memset(&lcont_pkt, 0,
  2986. REQUEST_ENTRY_SIZE);
  2987. cont_pkt =
  2988. qlafx00_prep_cont_type1_iocb(
  2989. sp->fcport->vha->req,
  2990. &lcont_pkt);
  2991. cur_dsd = (__le32 *)
  2992. lcont_pkt.dseg_0_address;
  2993. avail_dsds = 5;
  2994. cont = 1;
  2995. entry_cnt++;
  2996. }
  2997. sle_dma = sg_dma_address(sg);
  2998. *cur_dsd++ = cpu_to_le32(LSD(sle_dma));
  2999. *cur_dsd++ = cpu_to_le32(MSD(sle_dma));
  3000. *cur_dsd++ = cpu_to_le32(sg_dma_len(sg));
  3001. avail_dsds--;
  3002. if (avail_dsds == 0 && cont == 1) {
  3003. cont = 0;
  3004. memcpy_toio(
  3005. (void __iomem *)cont_pkt,
  3006. &lcont_pkt, REQUEST_ENTRY_SIZE);
  3007. ql_dump_buffer(
  3008. ql_dbg_user + ql_dbg_verbose,
  3009. sp->fcport->vha, 0x3042,
  3010. (uint8_t *)&lcont_pkt,
  3011. REQUEST_ENTRY_SIZE);
  3012. }
  3013. }
  3014. if (avail_dsds != 0 && cont == 1) {
  3015. memcpy_toio((void __iomem *)cont_pkt,
  3016. &lcont_pkt, REQUEST_ENTRY_SIZE);
  3017. ql_dump_buffer(ql_dbg_user + ql_dbg_verbose,
  3018. sp->fcport->vha, 0x3043,
  3019. (uint8_t *)&lcont_pkt, REQUEST_ENTRY_SIZE);
  3020. }
  3021. }
  3022. if (piocb_rqst->flags & SRB_FXDISC_RESP_DMA_VALID) {
  3023. int avail_dsds, tot_dsds;
  3024. cont_a64_entry_t lcont_pkt;
  3025. cont_a64_entry_t *cont_pkt = NULL;
  3026. __le32 *cur_dsd;
  3027. int index = 0, cont = 0;
  3028. fx_iocb.rsp_dsdcnt =
  3029. cpu_to_le16(bsg_job->reply_payload.sg_cnt);
  3030. tot_dsds = bsg_job->reply_payload.sg_cnt;
  3031. cur_dsd = (__le32 *)&fx_iocb.dseg_rsp_address[0];
  3032. avail_dsds = 1;
  3033. for_each_sg(bsg_job->reply_payload.sg_list, sg,
  3034. tot_dsds, index) {
  3035. dma_addr_t sle_dma;
  3036. /* Allocate additional continuation packets? */
  3037. if (avail_dsds == 0) {
  3038. /*
  3039. * Five DSDs are available in the Cont.
  3040. * Type 1 IOCB.
  3041. */
  3042. memset(&lcont_pkt, 0,
  3043. REQUEST_ENTRY_SIZE);
  3044. cont_pkt =
  3045. qlafx00_prep_cont_type1_iocb(
  3046. sp->fcport->vha->req,
  3047. &lcont_pkt);
  3048. cur_dsd = (__le32 *)
  3049. lcont_pkt.dseg_0_address;
  3050. avail_dsds = 5;
  3051. cont = 1;
  3052. entry_cnt++;
  3053. }
  3054. sle_dma = sg_dma_address(sg);
  3055. *cur_dsd++ = cpu_to_le32(LSD(sle_dma));
  3056. *cur_dsd++ = cpu_to_le32(MSD(sle_dma));
  3057. *cur_dsd++ = cpu_to_le32(sg_dma_len(sg));
  3058. avail_dsds--;
  3059. if (avail_dsds == 0 && cont == 1) {
  3060. cont = 0;
  3061. memcpy_toio((void __iomem *)cont_pkt,
  3062. &lcont_pkt,
  3063. REQUEST_ENTRY_SIZE);
  3064. ql_dump_buffer(
  3065. ql_dbg_user + ql_dbg_verbose,
  3066. sp->fcport->vha, 0x3045,
  3067. (uint8_t *)&lcont_pkt,
  3068. REQUEST_ENTRY_SIZE);
  3069. }
  3070. }
  3071. if (avail_dsds != 0 && cont == 1) {
  3072. memcpy_toio((void __iomem *)cont_pkt,
  3073. &lcont_pkt, REQUEST_ENTRY_SIZE);
  3074. ql_dump_buffer(ql_dbg_user + ql_dbg_verbose,
  3075. sp->fcport->vha, 0x3046,
  3076. (uint8_t *)&lcont_pkt, REQUEST_ENTRY_SIZE);
  3077. }
  3078. }
  3079. if (piocb_rqst->flags & SRB_FXDISC_REQ_DWRD_VALID)
  3080. fx_iocb.dataword = piocb_rqst->dataword;
  3081. fx_iocb.flags = piocb_rqst->flags;
  3082. fx_iocb.entry_count = entry_cnt;
  3083. }
  3084. ql_dump_buffer(ql_dbg_user + ql_dbg_verbose,
  3085. sp->fcport->vha, 0x3047,
  3086. (uint8_t *)&fx_iocb, sizeof(struct fxdisc_entry_fx00));
  3087. memcpy((void *)pfxiocb, &fx_iocb,
  3088. sizeof(struct fxdisc_entry_fx00));
  3089. wmb();
  3090. }