s5c73m3-core.c 40 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700
  1. /*
  2. * Samsung LSI S5C73M3 8M pixel camera driver
  3. *
  4. * Copyright (C) 2012, Samsung Electronics, Co., Ltd.
  5. * Sylwester Nawrocki <s.nawrocki@samsung.com>
  6. * Andrzej Hajda <a.hajda@samsung.com>
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License
  10. * version 2 as published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. */
  17. #include <linux/sizes.h>
  18. #include <linux/delay.h>
  19. #include <linux/firmware.h>
  20. #include <linux/gpio.h>
  21. #include <linux/i2c.h>
  22. #include <linux/init.h>
  23. #include <linux/media.h>
  24. #include <linux/module.h>
  25. #include <linux/regulator/consumer.h>
  26. #include <linux/slab.h>
  27. #include <linux/spi/spi.h>
  28. #include <linux/videodev2.h>
  29. #include <media/media-entity.h>
  30. #include <media/v4l2-ctrls.h>
  31. #include <media/v4l2-device.h>
  32. #include <media/v4l2-subdev.h>
  33. #include <media/v4l2-mediabus.h>
  34. #include <media/s5c73m3.h>
  35. #include "s5c73m3.h"
  36. int s5c73m3_dbg;
  37. module_param_named(debug, s5c73m3_dbg, int, 0644);
  38. static int boot_from_rom = 1;
  39. module_param(boot_from_rom, int, 0644);
  40. static int update_fw;
  41. module_param(update_fw, int, 0644);
  42. #define S5C73M3_EMBEDDED_DATA_MAXLEN SZ_4K
  43. static const char * const s5c73m3_supply_names[S5C73M3_MAX_SUPPLIES] = {
  44. "vdd-int", /* Digital Core supply (1.2V), CAM_ISP_CORE_1.2V */
  45. "vdda", /* Analog Core supply (1.2V), CAM_SENSOR_CORE_1.2V */
  46. "vdd-reg", /* Regulator input supply (2.8V), CAM_SENSOR_A2.8V */
  47. "vddio-host", /* Digital Host I/O power supply (1.8V...2.8V),
  48. CAM_ISP_SENSOR_1.8V */
  49. "vddio-cis", /* Digital CIS I/O power (1.2V...1.8V),
  50. CAM_ISP_MIPI_1.2V */
  51. "vdd-af", /* Lens, CAM_AF_2.8V */
  52. };
  53. static const struct s5c73m3_frame_size s5c73m3_isp_resolutions[] = {
  54. { 320, 240, COMM_CHG_MODE_YUV_320_240 },
  55. { 352, 288, COMM_CHG_MODE_YUV_352_288 },
  56. { 640, 480, COMM_CHG_MODE_YUV_640_480 },
  57. { 880, 720, COMM_CHG_MODE_YUV_880_720 },
  58. { 960, 720, COMM_CHG_MODE_YUV_960_720 },
  59. { 1008, 672, COMM_CHG_MODE_YUV_1008_672 },
  60. { 1184, 666, COMM_CHG_MODE_YUV_1184_666 },
  61. { 1280, 720, COMM_CHG_MODE_YUV_1280_720 },
  62. { 1536, 864, COMM_CHG_MODE_YUV_1536_864 },
  63. { 1600, 1200, COMM_CHG_MODE_YUV_1600_1200 },
  64. { 1632, 1224, COMM_CHG_MODE_YUV_1632_1224 },
  65. { 1920, 1080, COMM_CHG_MODE_YUV_1920_1080 },
  66. { 1920, 1440, COMM_CHG_MODE_YUV_1920_1440 },
  67. { 2304, 1296, COMM_CHG_MODE_YUV_2304_1296 },
  68. { 3264, 2448, COMM_CHG_MODE_YUV_3264_2448 },
  69. };
  70. static const struct s5c73m3_frame_size s5c73m3_jpeg_resolutions[] = {
  71. { 640, 480, COMM_CHG_MODE_JPEG_640_480 },
  72. { 800, 450, COMM_CHG_MODE_JPEG_800_450 },
  73. { 800, 600, COMM_CHG_MODE_JPEG_800_600 },
  74. { 1024, 768, COMM_CHG_MODE_JPEG_1024_768 },
  75. { 1280, 720, COMM_CHG_MODE_JPEG_1280_720 },
  76. { 1280, 960, COMM_CHG_MODE_JPEG_1280_960 },
  77. { 1600, 900, COMM_CHG_MODE_JPEG_1600_900 },
  78. { 1600, 1200, COMM_CHG_MODE_JPEG_1600_1200 },
  79. { 2048, 1152, COMM_CHG_MODE_JPEG_2048_1152 },
  80. { 2048, 1536, COMM_CHG_MODE_JPEG_2048_1536 },
  81. { 2560, 1440, COMM_CHG_MODE_JPEG_2560_1440 },
  82. { 2560, 1920, COMM_CHG_MODE_JPEG_2560_1920 },
  83. { 3264, 1836, COMM_CHG_MODE_JPEG_3264_1836 },
  84. { 3264, 2176, COMM_CHG_MODE_JPEG_3264_2176 },
  85. { 3264, 2448, COMM_CHG_MODE_JPEG_3264_2448 },
  86. };
  87. static const struct s5c73m3_frame_size * const s5c73m3_resolutions[] = {
  88. [RES_ISP] = s5c73m3_isp_resolutions,
  89. [RES_JPEG] = s5c73m3_jpeg_resolutions
  90. };
  91. static const int s5c73m3_resolutions_len[] = {
  92. [RES_ISP] = ARRAY_SIZE(s5c73m3_isp_resolutions),
  93. [RES_JPEG] = ARRAY_SIZE(s5c73m3_jpeg_resolutions)
  94. };
  95. static const struct s5c73m3_interval s5c73m3_intervals[] = {
  96. { COMM_FRAME_RATE_FIXED_7FPS, {142857, 1000000}, {3264, 2448} },
  97. { COMM_FRAME_RATE_FIXED_15FPS, {66667, 1000000}, {3264, 2448} },
  98. { COMM_FRAME_RATE_FIXED_20FPS, {50000, 1000000}, {2304, 1296} },
  99. { COMM_FRAME_RATE_FIXED_30FPS, {33333, 1000000}, {2304, 1296} },
  100. };
  101. #define S5C73M3_DEFAULT_FRAME_INTERVAL 3 /* 30 fps */
  102. static void s5c73m3_fill_mbus_fmt(struct v4l2_mbus_framefmt *mf,
  103. const struct s5c73m3_frame_size *fs,
  104. u32 code)
  105. {
  106. mf->width = fs->width;
  107. mf->height = fs->height;
  108. mf->code = code;
  109. mf->colorspace = V4L2_COLORSPACE_JPEG;
  110. mf->field = V4L2_FIELD_NONE;
  111. }
  112. static int s5c73m3_i2c_write(struct i2c_client *client, u16 addr, u16 data)
  113. {
  114. u8 buf[4] = { addr >> 8, addr & 0xff, data >> 8, data & 0xff };
  115. int ret = i2c_master_send(client, buf, sizeof(buf));
  116. v4l_dbg(4, s5c73m3_dbg, client, "%s: addr 0x%04x, data 0x%04x\n",
  117. __func__, addr, data);
  118. if (ret == 4)
  119. return 0;
  120. return ret < 0 ? ret : -EREMOTEIO;
  121. }
  122. static int s5c73m3_i2c_read(struct i2c_client *client, u16 addr, u16 *data)
  123. {
  124. int ret;
  125. u8 rbuf[2], wbuf[2] = { addr >> 8, addr & 0xff };
  126. struct i2c_msg msg[2] = {
  127. {
  128. .addr = client->addr,
  129. .flags = 0,
  130. .len = sizeof(wbuf),
  131. .buf = wbuf
  132. }, {
  133. .addr = client->addr,
  134. .flags = I2C_M_RD,
  135. .len = sizeof(rbuf),
  136. .buf = rbuf
  137. }
  138. };
  139. /*
  140. * Issue repeated START after writing 2 address bytes and
  141. * just one STOP only after reading the data bytes.
  142. */
  143. ret = i2c_transfer(client->adapter, msg, 2);
  144. if (ret == 2) {
  145. *data = be16_to_cpup((u16 *)rbuf);
  146. v4l2_dbg(4, s5c73m3_dbg, client,
  147. "%s: addr: 0x%04x, data: 0x%04x\n",
  148. __func__, addr, *data);
  149. return 0;
  150. }
  151. v4l2_err(client, "I2C read failed: addr: %04x, (%d)\n", addr, ret);
  152. return ret >= 0 ? -EREMOTEIO : ret;
  153. }
  154. int s5c73m3_write(struct s5c73m3 *state, u32 addr, u16 data)
  155. {
  156. struct i2c_client *client = state->i2c_client;
  157. int ret;
  158. if ((addr ^ state->i2c_write_address) & 0xffff0000) {
  159. ret = s5c73m3_i2c_write(client, REG_CMDWR_ADDRH, addr >> 16);
  160. if (ret < 0) {
  161. state->i2c_write_address = 0;
  162. return ret;
  163. }
  164. }
  165. if ((addr ^ state->i2c_write_address) & 0xffff) {
  166. ret = s5c73m3_i2c_write(client, REG_CMDWR_ADDRL, addr & 0xffff);
  167. if (ret < 0) {
  168. state->i2c_write_address = 0;
  169. return ret;
  170. }
  171. }
  172. state->i2c_write_address = addr;
  173. ret = s5c73m3_i2c_write(client, REG_CMDBUF_ADDR, data);
  174. if (ret < 0)
  175. return ret;
  176. state->i2c_write_address += 2;
  177. return ret;
  178. }
  179. int s5c73m3_read(struct s5c73m3 *state, u32 addr, u16 *data)
  180. {
  181. struct i2c_client *client = state->i2c_client;
  182. int ret;
  183. if ((addr ^ state->i2c_read_address) & 0xffff0000) {
  184. ret = s5c73m3_i2c_write(client, REG_CMDRD_ADDRH, addr >> 16);
  185. if (ret < 0) {
  186. state->i2c_read_address = 0;
  187. return ret;
  188. }
  189. }
  190. if ((addr ^ state->i2c_read_address) & 0xffff) {
  191. ret = s5c73m3_i2c_write(client, REG_CMDRD_ADDRL, addr & 0xffff);
  192. if (ret < 0) {
  193. state->i2c_read_address = 0;
  194. return ret;
  195. }
  196. }
  197. state->i2c_read_address = addr;
  198. ret = s5c73m3_i2c_read(client, REG_CMDBUF_ADDR, data);
  199. if (ret < 0)
  200. return ret;
  201. state->i2c_read_address += 2;
  202. return ret;
  203. }
  204. static int s5c73m3_check_status(struct s5c73m3 *state, unsigned int value)
  205. {
  206. unsigned long start = jiffies;
  207. unsigned long end = start + msecs_to_jiffies(2000);
  208. int ret = 0;
  209. u16 status;
  210. int count = 0;
  211. while (time_is_after_jiffies(end)) {
  212. ret = s5c73m3_read(state, REG_STATUS, &status);
  213. if (ret < 0 || status == value)
  214. break;
  215. usleep_range(500, 1000);
  216. ++count;
  217. }
  218. if (count > 0)
  219. v4l2_dbg(1, s5c73m3_dbg, &state->sensor_sd,
  220. "status check took %dms\n",
  221. jiffies_to_msecs(jiffies - start));
  222. if (ret == 0 && status != value) {
  223. u16 i2c_status = 0;
  224. u16 i2c_seq_status = 0;
  225. s5c73m3_read(state, REG_I2C_STATUS, &i2c_status);
  226. s5c73m3_read(state, REG_I2C_SEQ_STATUS, &i2c_seq_status);
  227. v4l2_err(&state->sensor_sd,
  228. "wrong status %#x, expected: %#x, i2c_status: %#x/%#x\n",
  229. status, value, i2c_status, i2c_seq_status);
  230. return -ETIMEDOUT;
  231. }
  232. return ret;
  233. }
  234. int s5c73m3_isp_command(struct s5c73m3 *state, u16 command, u16 data)
  235. {
  236. int ret;
  237. ret = s5c73m3_check_status(state, REG_STATUS_ISP_COMMAND_COMPLETED);
  238. if (ret < 0)
  239. return ret;
  240. ret = s5c73m3_write(state, 0x00095000, command);
  241. if (ret < 0)
  242. return ret;
  243. ret = s5c73m3_write(state, 0x00095002, data);
  244. if (ret < 0)
  245. return ret;
  246. return s5c73m3_write(state, REG_STATUS, 0x0001);
  247. }
  248. static int s5c73m3_isp_comm_result(struct s5c73m3 *state, u16 command,
  249. u16 *data)
  250. {
  251. return s5c73m3_read(state, COMM_RESULT_OFFSET + command, data);
  252. }
  253. static int s5c73m3_set_af_softlanding(struct s5c73m3 *state)
  254. {
  255. unsigned long start = jiffies;
  256. u16 af_softlanding;
  257. int count = 0;
  258. int ret;
  259. const char *msg;
  260. ret = s5c73m3_isp_command(state, COMM_AF_SOFTLANDING,
  261. COMM_AF_SOFTLANDING_ON);
  262. if (ret < 0) {
  263. v4l2_info(&state->sensor_sd, "AF soft-landing failed\n");
  264. return ret;
  265. }
  266. for (;;) {
  267. ret = s5c73m3_isp_comm_result(state, COMM_AF_SOFTLANDING,
  268. &af_softlanding);
  269. if (ret < 0) {
  270. msg = "failed";
  271. break;
  272. }
  273. if (af_softlanding == COMM_AF_SOFTLANDING_RES_COMPLETE) {
  274. msg = "succeeded";
  275. break;
  276. }
  277. if (++count > 100) {
  278. ret = -ETIME;
  279. msg = "timed out";
  280. break;
  281. }
  282. msleep(25);
  283. }
  284. v4l2_info(&state->sensor_sd, "AF soft-landing %s after %dms\n",
  285. msg, jiffies_to_msecs(jiffies - start));
  286. return ret;
  287. }
  288. static int s5c73m3_load_fw(struct v4l2_subdev *sd)
  289. {
  290. struct s5c73m3 *state = sensor_sd_to_s5c73m3(sd);
  291. struct i2c_client *client = state->i2c_client;
  292. const struct firmware *fw;
  293. int ret;
  294. char fw_name[20];
  295. snprintf(fw_name, sizeof(fw_name), "SlimISP_%.2s.bin",
  296. state->fw_file_version);
  297. ret = request_firmware(&fw, fw_name, &client->dev);
  298. if (ret < 0) {
  299. v4l2_err(sd, "Firmware request failed (%s)\n", fw_name);
  300. return -EINVAL;
  301. }
  302. v4l2_info(sd, "Loading firmware (%s, %zu B)\n", fw_name, fw->size);
  303. ret = s5c73m3_spi_write(state, fw->data, fw->size, 64);
  304. if (ret >= 0)
  305. state->isp_ready = 1;
  306. else
  307. v4l2_err(sd, "SPI write failed\n");
  308. release_firmware(fw);
  309. return ret;
  310. }
  311. static int s5c73m3_set_frame_size(struct s5c73m3 *state)
  312. {
  313. const struct s5c73m3_frame_size *prev_size =
  314. state->sensor_pix_size[RES_ISP];
  315. const struct s5c73m3_frame_size *cap_size =
  316. state->sensor_pix_size[RES_JPEG];
  317. unsigned int chg_mode;
  318. v4l2_dbg(1, s5c73m3_dbg, &state->sensor_sd,
  319. "Preview size: %dx%d, reg_val: 0x%x\n",
  320. prev_size->width, prev_size->height, prev_size->reg_val);
  321. chg_mode = prev_size->reg_val | COMM_CHG_MODE_NEW;
  322. if (state->mbus_code == S5C73M3_JPEG_FMT) {
  323. v4l2_dbg(1, s5c73m3_dbg, &state->sensor_sd,
  324. "Capture size: %dx%d, reg_val: 0x%x\n",
  325. cap_size->width, cap_size->height, cap_size->reg_val);
  326. chg_mode |= cap_size->reg_val;
  327. }
  328. return s5c73m3_isp_command(state, COMM_CHG_MODE, chg_mode);
  329. }
  330. static int s5c73m3_set_frame_rate(struct s5c73m3 *state)
  331. {
  332. int ret;
  333. if (state->ctrls.stabilization->val)
  334. return 0;
  335. if (WARN_ON(state->fiv == NULL))
  336. return -EINVAL;
  337. ret = s5c73m3_isp_command(state, COMM_FRAME_RATE, state->fiv->fps_reg);
  338. if (!ret)
  339. state->apply_fiv = 0;
  340. return ret;
  341. }
  342. static int __s5c73m3_s_stream(struct s5c73m3 *state, struct v4l2_subdev *sd,
  343. int on)
  344. {
  345. u16 mode;
  346. int ret;
  347. if (on && state->apply_fmt) {
  348. if (state->mbus_code == S5C73M3_JPEG_FMT)
  349. mode = COMM_IMG_OUTPUT_INTERLEAVED;
  350. else
  351. mode = COMM_IMG_OUTPUT_YUV;
  352. ret = s5c73m3_isp_command(state, COMM_IMG_OUTPUT, mode);
  353. if (!ret)
  354. ret = s5c73m3_set_frame_size(state);
  355. if (ret)
  356. return ret;
  357. state->apply_fmt = 0;
  358. }
  359. ret = s5c73m3_isp_command(state, COMM_SENSOR_STREAMING, !!on);
  360. if (ret)
  361. return ret;
  362. state->streaming = !!on;
  363. if (!on)
  364. return ret;
  365. if (state->apply_fiv) {
  366. ret = s5c73m3_set_frame_rate(state);
  367. if (ret < 0)
  368. v4l2_err(sd, "Error setting frame rate(%d)\n", ret);
  369. }
  370. return s5c73m3_check_status(state, REG_STATUS_ISP_COMMAND_COMPLETED);
  371. }
  372. static int s5c73m3_oif_s_stream(struct v4l2_subdev *sd, int on)
  373. {
  374. struct s5c73m3 *state = oif_sd_to_s5c73m3(sd);
  375. int ret;
  376. mutex_lock(&state->lock);
  377. ret = __s5c73m3_s_stream(state, sd, on);
  378. mutex_unlock(&state->lock);
  379. return ret;
  380. }
  381. static int s5c73m3_system_status_wait(struct s5c73m3 *state, u32 value,
  382. unsigned int delay, unsigned int steps)
  383. {
  384. u16 reg = 0;
  385. while (steps-- > 0) {
  386. int ret = s5c73m3_read(state, 0x30100010, &reg);
  387. if (ret < 0)
  388. return ret;
  389. if (reg == value)
  390. return 0;
  391. usleep_range(delay, delay + 25);
  392. }
  393. return -ETIMEDOUT;
  394. }
  395. static int s5c73m3_read_fw_version(struct s5c73m3 *state)
  396. {
  397. struct v4l2_subdev *sd = &state->sensor_sd;
  398. int i, ret;
  399. u16 data[2];
  400. int offset;
  401. offset = state->isp_ready ? 0x60 : 0;
  402. for (i = 0; i < S5C73M3_SENSOR_FW_LEN / 2; i++) {
  403. ret = s5c73m3_read(state, offset + i * 2, data);
  404. if (ret < 0)
  405. return ret;
  406. state->sensor_fw[i * 2] = (char)(*data & 0xff);
  407. state->sensor_fw[i * 2 + 1] = (char)(*data >> 8);
  408. }
  409. state->sensor_fw[S5C73M3_SENSOR_FW_LEN] = '\0';
  410. for (i = 0; i < S5C73M3_SENSOR_TYPE_LEN / 2; i++) {
  411. ret = s5c73m3_read(state, offset + 6 + i * 2, data);
  412. if (ret < 0)
  413. return ret;
  414. state->sensor_type[i * 2] = (char)(*data & 0xff);
  415. state->sensor_type[i * 2 + 1] = (char)(*data >> 8);
  416. }
  417. state->sensor_type[S5C73M3_SENSOR_TYPE_LEN] = '\0';
  418. ret = s5c73m3_read(state, offset + 0x14, data);
  419. if (ret >= 0) {
  420. ret = s5c73m3_read(state, offset + 0x16, data + 1);
  421. if (ret >= 0)
  422. state->fw_size = data[0] + (data[1] << 16);
  423. }
  424. v4l2_info(sd, "Sensor type: %s, FW version: %s\n",
  425. state->sensor_type, state->sensor_fw);
  426. return ret;
  427. }
  428. static int s5c73m3_fw_update_from(struct s5c73m3 *state)
  429. {
  430. struct v4l2_subdev *sd = &state->sensor_sd;
  431. u16 status = COMM_FW_UPDATE_NOT_READY;
  432. int ret;
  433. int count = 0;
  434. v4l2_warn(sd, "Updating F-ROM firmware.\n");
  435. do {
  436. if (status == COMM_FW_UPDATE_NOT_READY) {
  437. ret = s5c73m3_isp_command(state, COMM_FW_UPDATE, 0);
  438. if (ret < 0)
  439. return ret;
  440. }
  441. ret = s5c73m3_read(state, 0x00095906, &status);
  442. if (ret < 0)
  443. return ret;
  444. switch (status) {
  445. case COMM_FW_UPDATE_FAIL:
  446. v4l2_warn(sd, "Updating F-ROM firmware failed.\n");
  447. return -EIO;
  448. case COMM_FW_UPDATE_SUCCESS:
  449. v4l2_warn(sd, "Updating F-ROM firmware finished.\n");
  450. return 0;
  451. }
  452. ++count;
  453. msleep(20);
  454. } while (count < 500);
  455. v4l2_warn(sd, "Updating F-ROM firmware timed-out.\n");
  456. return -ETIMEDOUT;
  457. }
  458. static int s5c73m3_spi_boot(struct s5c73m3 *state, bool load_fw)
  459. {
  460. struct v4l2_subdev *sd = &state->sensor_sd;
  461. int ret;
  462. /* Run ARM MCU */
  463. ret = s5c73m3_write(state, 0x30000004, 0xffff);
  464. if (ret < 0)
  465. return ret;
  466. usleep_range(400, 500);
  467. /* Check booting status */
  468. ret = s5c73m3_system_status_wait(state, 0x0c, 100, 3);
  469. if (ret < 0) {
  470. v4l2_err(sd, "booting failed: %d\n", ret);
  471. return ret;
  472. }
  473. /* P,M,S and Boot Mode */
  474. ret = s5c73m3_write(state, 0x30100014, 0x2146);
  475. if (ret < 0)
  476. return ret;
  477. ret = s5c73m3_write(state, 0x30100010, 0x210c);
  478. if (ret < 0)
  479. return ret;
  480. usleep_range(200, 250);
  481. /* Check SPI status */
  482. ret = s5c73m3_system_status_wait(state, 0x210d, 100, 300);
  483. if (ret < 0)
  484. v4l2_err(sd, "SPI not ready: %d\n", ret);
  485. /* Firmware download over SPI */
  486. if (load_fw)
  487. s5c73m3_load_fw(sd);
  488. /* MCU reset */
  489. ret = s5c73m3_write(state, 0x30000004, 0xfffd);
  490. if (ret < 0)
  491. return ret;
  492. /* Remap */
  493. ret = s5c73m3_write(state, 0x301000a4, 0x0183);
  494. if (ret < 0)
  495. return ret;
  496. /* MCU restart */
  497. ret = s5c73m3_write(state, 0x30000004, 0xffff);
  498. if (ret < 0 || !load_fw)
  499. return ret;
  500. ret = s5c73m3_read_fw_version(state);
  501. if (ret < 0)
  502. return ret;
  503. if (load_fw && update_fw) {
  504. ret = s5c73m3_fw_update_from(state);
  505. update_fw = 0;
  506. }
  507. return ret;
  508. }
  509. static int s5c73m3_set_timing_register_for_vdd(struct s5c73m3 *state)
  510. {
  511. static const u32 regs[][2] = {
  512. { 0x30100018, 0x0618 },
  513. { 0x3010001c, 0x10c1 },
  514. { 0x30100020, 0x249e }
  515. };
  516. int ret;
  517. int i;
  518. for (i = 0; i < ARRAY_SIZE(regs); i++) {
  519. ret = s5c73m3_write(state, regs[i][0], regs[i][1]);
  520. if (ret < 0)
  521. return ret;
  522. }
  523. return 0;
  524. }
  525. static void s5c73m3_set_fw_file_version(struct s5c73m3 *state)
  526. {
  527. switch (state->sensor_fw[0]) {
  528. case 'G':
  529. case 'O':
  530. state->fw_file_version[0] = 'G';
  531. break;
  532. case 'S':
  533. case 'Z':
  534. state->fw_file_version[0] = 'Z';
  535. break;
  536. }
  537. switch (state->sensor_fw[1]) {
  538. case 'C'...'F':
  539. state->fw_file_version[1] = state->sensor_fw[1];
  540. break;
  541. }
  542. }
  543. static int s5c73m3_get_fw_version(struct s5c73m3 *state)
  544. {
  545. struct v4l2_subdev *sd = &state->sensor_sd;
  546. int ret;
  547. /* Run ARM MCU */
  548. ret = s5c73m3_write(state, 0x30000004, 0xffff);
  549. if (ret < 0)
  550. return ret;
  551. usleep_range(400, 500);
  552. /* Check booting status */
  553. ret = s5c73m3_system_status_wait(state, 0x0c, 100, 3);
  554. if (ret < 0) {
  555. v4l2_err(sd, "%s: booting failed: %d\n", __func__, ret);
  556. return ret;
  557. }
  558. /* Change I/O Driver Current in order to read from F-ROM */
  559. ret = s5c73m3_write(state, 0x30100120, 0x0820);
  560. ret = s5c73m3_write(state, 0x30100124, 0x0820);
  561. /* Offset Setting */
  562. ret = s5c73m3_write(state, 0x00010418, 0x0008);
  563. /* P,M,S and Boot Mode */
  564. ret = s5c73m3_write(state, 0x30100014, 0x2146);
  565. if (ret < 0)
  566. return ret;
  567. ret = s5c73m3_write(state, 0x30100010, 0x230c);
  568. if (ret < 0)
  569. return ret;
  570. usleep_range(200, 250);
  571. /* Check SPI status */
  572. ret = s5c73m3_system_status_wait(state, 0x230e, 100, 300);
  573. if (ret < 0)
  574. v4l2_err(sd, "SPI not ready: %d\n", ret);
  575. /* ARM reset */
  576. ret = s5c73m3_write(state, 0x30000004, 0xfffd);
  577. if (ret < 0)
  578. return ret;
  579. /* Remap */
  580. ret = s5c73m3_write(state, 0x301000a4, 0x0183);
  581. if (ret < 0)
  582. return ret;
  583. s5c73m3_set_timing_register_for_vdd(state);
  584. ret = s5c73m3_read_fw_version(state);
  585. s5c73m3_set_fw_file_version(state);
  586. return ret;
  587. }
  588. static int s5c73m3_rom_boot(struct s5c73m3 *state, bool load_fw)
  589. {
  590. static const u32 boot_regs[][2] = {
  591. { 0x3100010c, 0x0044 },
  592. { 0x31000108, 0x000d },
  593. { 0x31000304, 0x0001 },
  594. { 0x00010000, 0x5800 },
  595. { 0x00010002, 0x0002 },
  596. { 0x31000000, 0x0001 },
  597. { 0x30100014, 0x1b85 },
  598. { 0x30100010, 0x230c }
  599. };
  600. struct v4l2_subdev *sd = &state->sensor_sd;
  601. int i, ret;
  602. /* Run ARM MCU */
  603. ret = s5c73m3_write(state, 0x30000004, 0xffff);
  604. if (ret < 0)
  605. return ret;
  606. usleep_range(400, 450);
  607. /* Check booting status */
  608. ret = s5c73m3_system_status_wait(state, 0x0c, 100, 4);
  609. if (ret < 0) {
  610. v4l2_err(sd, "Booting failed: %d\n", ret);
  611. return ret;
  612. }
  613. for (i = 0; i < ARRAY_SIZE(boot_regs); i++) {
  614. ret = s5c73m3_write(state, boot_regs[i][0], boot_regs[i][1]);
  615. if (ret < 0)
  616. return ret;
  617. }
  618. msleep(200);
  619. /* Check the binary read status */
  620. ret = s5c73m3_system_status_wait(state, 0x230e, 1000, 150);
  621. if (ret < 0) {
  622. v4l2_err(sd, "Binary read failed: %d\n", ret);
  623. return ret;
  624. }
  625. /* ARM reset */
  626. ret = s5c73m3_write(state, 0x30000004, 0xfffd);
  627. if (ret < 0)
  628. return ret;
  629. /* Remap */
  630. ret = s5c73m3_write(state, 0x301000a4, 0x0183);
  631. if (ret < 0)
  632. return ret;
  633. /* MCU re-start */
  634. ret = s5c73m3_write(state, 0x30000004, 0xffff);
  635. if (ret < 0)
  636. return ret;
  637. state->isp_ready = 1;
  638. return s5c73m3_read_fw_version(state);
  639. }
  640. static int s5c73m3_isp_init(struct s5c73m3 *state)
  641. {
  642. int ret;
  643. state->i2c_read_address = 0;
  644. state->i2c_write_address = 0;
  645. ret = s5c73m3_i2c_write(state->i2c_client, AHB_MSB_ADDR_PTR, 0x3310);
  646. if (ret < 0)
  647. return ret;
  648. if (boot_from_rom)
  649. return s5c73m3_rom_boot(state, true);
  650. else
  651. return s5c73m3_spi_boot(state, true);
  652. }
  653. static const struct s5c73m3_frame_size *s5c73m3_find_frame_size(
  654. struct v4l2_mbus_framefmt *fmt,
  655. enum s5c73m3_resolution_types idx)
  656. {
  657. const struct s5c73m3_frame_size *fs;
  658. const struct s5c73m3_frame_size *best_fs;
  659. int best_dist = INT_MAX;
  660. int i;
  661. fs = s5c73m3_resolutions[idx];
  662. best_fs = NULL;
  663. for (i = 0; i < s5c73m3_resolutions_len[idx]; ++i) {
  664. int dist = abs(fs->width - fmt->width) +
  665. abs(fs->height - fmt->height);
  666. if (dist < best_dist) {
  667. best_dist = dist;
  668. best_fs = fs;
  669. }
  670. ++fs;
  671. }
  672. return best_fs;
  673. }
  674. static void s5c73m3_oif_try_format(struct s5c73m3 *state,
  675. struct v4l2_subdev_fh *fh,
  676. struct v4l2_subdev_format *fmt,
  677. const struct s5c73m3_frame_size **fs)
  678. {
  679. u32 code;
  680. switch (fmt->pad) {
  681. case OIF_ISP_PAD:
  682. *fs = s5c73m3_find_frame_size(&fmt->format, RES_ISP);
  683. code = S5C73M3_ISP_FMT;
  684. break;
  685. case OIF_JPEG_PAD:
  686. *fs = s5c73m3_find_frame_size(&fmt->format, RES_JPEG);
  687. code = S5C73M3_JPEG_FMT;
  688. break;
  689. case OIF_SOURCE_PAD:
  690. default:
  691. if (fmt->format.code == S5C73M3_JPEG_FMT)
  692. code = S5C73M3_JPEG_FMT;
  693. else
  694. code = S5C73M3_ISP_FMT;
  695. if (fmt->which == V4L2_SUBDEV_FORMAT_ACTIVE)
  696. *fs = state->oif_pix_size[RES_ISP];
  697. else
  698. *fs = s5c73m3_find_frame_size(
  699. v4l2_subdev_get_try_format(fh,
  700. OIF_ISP_PAD),
  701. RES_ISP);
  702. break;
  703. }
  704. s5c73m3_fill_mbus_fmt(&fmt->format, *fs, code);
  705. }
  706. static void s5c73m3_try_format(struct s5c73m3 *state,
  707. struct v4l2_subdev_fh *fh,
  708. struct v4l2_subdev_format *fmt,
  709. const struct s5c73m3_frame_size **fs)
  710. {
  711. u32 code;
  712. if (fmt->pad == S5C73M3_ISP_PAD) {
  713. *fs = s5c73m3_find_frame_size(&fmt->format, RES_ISP);
  714. code = S5C73M3_ISP_FMT;
  715. } else {
  716. *fs = s5c73m3_find_frame_size(&fmt->format, RES_JPEG);
  717. code = S5C73M3_JPEG_FMT;
  718. }
  719. s5c73m3_fill_mbus_fmt(&fmt->format, *fs, code);
  720. }
  721. static int s5c73m3_oif_g_frame_interval(struct v4l2_subdev *sd,
  722. struct v4l2_subdev_frame_interval *fi)
  723. {
  724. struct s5c73m3 *state = oif_sd_to_s5c73m3(sd);
  725. if (fi->pad != OIF_SOURCE_PAD)
  726. return -EINVAL;
  727. mutex_lock(&state->lock);
  728. fi->interval = state->fiv->interval;
  729. mutex_unlock(&state->lock);
  730. return 0;
  731. }
  732. static int __s5c73m3_set_frame_interval(struct s5c73m3 *state,
  733. struct v4l2_subdev_frame_interval *fi)
  734. {
  735. const struct s5c73m3_frame_size *prev_size =
  736. state->sensor_pix_size[RES_ISP];
  737. const struct s5c73m3_interval *fiv = &s5c73m3_intervals[0];
  738. unsigned int ret, min_err = UINT_MAX;
  739. unsigned int i, fr_time;
  740. if (fi->interval.denominator == 0)
  741. return -EINVAL;
  742. fr_time = fi->interval.numerator * 1000 / fi->interval.denominator;
  743. for (i = 0; i < ARRAY_SIZE(s5c73m3_intervals); i++) {
  744. const struct s5c73m3_interval *iv = &s5c73m3_intervals[i];
  745. if (prev_size->width > iv->size.width ||
  746. prev_size->height > iv->size.height)
  747. continue;
  748. ret = abs(iv->interval.numerator / 1000 - fr_time);
  749. if (ret < min_err) {
  750. fiv = iv;
  751. min_err = ret;
  752. }
  753. }
  754. state->fiv = fiv;
  755. v4l2_dbg(1, s5c73m3_dbg, &state->sensor_sd,
  756. "Changed frame interval to %u us\n", fiv->interval.numerator);
  757. return 0;
  758. }
  759. static int s5c73m3_oif_s_frame_interval(struct v4l2_subdev *sd,
  760. struct v4l2_subdev_frame_interval *fi)
  761. {
  762. struct s5c73m3 *state = oif_sd_to_s5c73m3(sd);
  763. int ret;
  764. if (fi->pad != OIF_SOURCE_PAD)
  765. return -EINVAL;
  766. v4l2_dbg(1, s5c73m3_dbg, sd, "Setting %d/%d frame interval\n",
  767. fi->interval.numerator, fi->interval.denominator);
  768. mutex_lock(&state->lock);
  769. ret = __s5c73m3_set_frame_interval(state, fi);
  770. if (!ret) {
  771. if (state->streaming)
  772. ret = s5c73m3_set_frame_rate(state);
  773. else
  774. state->apply_fiv = 1;
  775. }
  776. mutex_unlock(&state->lock);
  777. return ret;
  778. }
  779. static int s5c73m3_oif_enum_frame_interval(struct v4l2_subdev *sd,
  780. struct v4l2_subdev_fh *fh,
  781. struct v4l2_subdev_frame_interval_enum *fie)
  782. {
  783. struct s5c73m3 *state = oif_sd_to_s5c73m3(sd);
  784. const struct s5c73m3_interval *fi;
  785. int ret = 0;
  786. if (fie->pad != OIF_SOURCE_PAD)
  787. return -EINVAL;
  788. if (fie->index >= ARRAY_SIZE(s5c73m3_intervals))
  789. return -EINVAL;
  790. mutex_lock(&state->lock);
  791. fi = &s5c73m3_intervals[fie->index];
  792. if (fie->width > fi->size.width || fie->height > fi->size.height)
  793. ret = -EINVAL;
  794. else
  795. fie->interval = fi->interval;
  796. mutex_unlock(&state->lock);
  797. return ret;
  798. }
  799. static int s5c73m3_oif_get_pad_code(int pad, int index)
  800. {
  801. if (pad == OIF_SOURCE_PAD) {
  802. if (index > 1)
  803. return -EINVAL;
  804. return (index == 0) ? S5C73M3_ISP_FMT : S5C73M3_JPEG_FMT;
  805. }
  806. if (index > 0)
  807. return -EINVAL;
  808. return (pad == OIF_ISP_PAD) ? S5C73M3_ISP_FMT : S5C73M3_JPEG_FMT;
  809. }
  810. static int s5c73m3_get_fmt(struct v4l2_subdev *sd,
  811. struct v4l2_subdev_fh *fh,
  812. struct v4l2_subdev_format *fmt)
  813. {
  814. struct s5c73m3 *state = sensor_sd_to_s5c73m3(sd);
  815. const struct s5c73m3_frame_size *fs;
  816. u32 code;
  817. if (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {
  818. fmt->format = *v4l2_subdev_get_try_format(fh, fmt->pad);
  819. return 0;
  820. }
  821. mutex_lock(&state->lock);
  822. switch (fmt->pad) {
  823. case S5C73M3_ISP_PAD:
  824. code = S5C73M3_ISP_FMT;
  825. fs = state->sensor_pix_size[RES_ISP];
  826. break;
  827. case S5C73M3_JPEG_PAD:
  828. code = S5C73M3_JPEG_FMT;
  829. fs = state->sensor_pix_size[RES_JPEG];
  830. break;
  831. default:
  832. mutex_unlock(&state->lock);
  833. return -EINVAL;
  834. }
  835. s5c73m3_fill_mbus_fmt(&fmt->format, fs, code);
  836. mutex_unlock(&state->lock);
  837. return 0;
  838. }
  839. static int s5c73m3_oif_get_fmt(struct v4l2_subdev *sd,
  840. struct v4l2_subdev_fh *fh,
  841. struct v4l2_subdev_format *fmt)
  842. {
  843. struct s5c73m3 *state = oif_sd_to_s5c73m3(sd);
  844. const struct s5c73m3_frame_size *fs;
  845. u32 code;
  846. if (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {
  847. fmt->format = *v4l2_subdev_get_try_format(fh, fmt->pad);
  848. return 0;
  849. }
  850. mutex_lock(&state->lock);
  851. switch (fmt->pad) {
  852. case OIF_ISP_PAD:
  853. code = S5C73M3_ISP_FMT;
  854. fs = state->oif_pix_size[RES_ISP];
  855. break;
  856. case OIF_JPEG_PAD:
  857. code = S5C73M3_JPEG_FMT;
  858. fs = state->oif_pix_size[RES_JPEG];
  859. break;
  860. case OIF_SOURCE_PAD:
  861. code = state->mbus_code;
  862. fs = state->oif_pix_size[RES_ISP];
  863. break;
  864. default:
  865. mutex_unlock(&state->lock);
  866. return -EINVAL;
  867. }
  868. s5c73m3_fill_mbus_fmt(&fmt->format, fs, code);
  869. mutex_unlock(&state->lock);
  870. return 0;
  871. }
  872. static int s5c73m3_set_fmt(struct v4l2_subdev *sd,
  873. struct v4l2_subdev_fh *fh,
  874. struct v4l2_subdev_format *fmt)
  875. {
  876. const struct s5c73m3_frame_size *frame_size = NULL;
  877. struct s5c73m3 *state = sensor_sd_to_s5c73m3(sd);
  878. struct v4l2_mbus_framefmt *mf;
  879. int ret = 0;
  880. mutex_lock(&state->lock);
  881. s5c73m3_try_format(state, fh, fmt, &frame_size);
  882. if (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {
  883. mf = v4l2_subdev_get_try_format(fh, fmt->pad);
  884. *mf = fmt->format;
  885. } else {
  886. switch (fmt->pad) {
  887. case S5C73M3_ISP_PAD:
  888. state->sensor_pix_size[RES_ISP] = frame_size;
  889. break;
  890. case S5C73M3_JPEG_PAD:
  891. state->sensor_pix_size[RES_JPEG] = frame_size;
  892. break;
  893. default:
  894. ret = -EBUSY;
  895. }
  896. if (state->streaming)
  897. ret = -EBUSY;
  898. else
  899. state->apply_fmt = 1;
  900. }
  901. mutex_unlock(&state->lock);
  902. return ret;
  903. }
  904. static int s5c73m3_oif_set_fmt(struct v4l2_subdev *sd,
  905. struct v4l2_subdev_fh *fh,
  906. struct v4l2_subdev_format *fmt)
  907. {
  908. const struct s5c73m3_frame_size *frame_size = NULL;
  909. struct s5c73m3 *state = oif_sd_to_s5c73m3(sd);
  910. struct v4l2_mbus_framefmt *mf;
  911. int ret = 0;
  912. mutex_lock(&state->lock);
  913. s5c73m3_oif_try_format(state, fh, fmt, &frame_size);
  914. if (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {
  915. mf = v4l2_subdev_get_try_format(fh, fmt->pad);
  916. *mf = fmt->format;
  917. if (fmt->pad == OIF_ISP_PAD) {
  918. mf = v4l2_subdev_get_try_format(fh, OIF_SOURCE_PAD);
  919. mf->width = fmt->format.width;
  920. mf->height = fmt->format.height;
  921. }
  922. } else {
  923. switch (fmt->pad) {
  924. case OIF_ISP_PAD:
  925. state->oif_pix_size[RES_ISP] = frame_size;
  926. break;
  927. case OIF_JPEG_PAD:
  928. state->oif_pix_size[RES_JPEG] = frame_size;
  929. break;
  930. case OIF_SOURCE_PAD:
  931. state->mbus_code = fmt->format.code;
  932. break;
  933. default:
  934. ret = -EBUSY;
  935. }
  936. if (state->streaming)
  937. ret = -EBUSY;
  938. else
  939. state->apply_fmt = 1;
  940. }
  941. mutex_unlock(&state->lock);
  942. return ret;
  943. }
  944. static int s5c73m3_oif_get_frame_desc(struct v4l2_subdev *sd, unsigned int pad,
  945. struct v4l2_mbus_frame_desc *fd)
  946. {
  947. struct s5c73m3 *state = oif_sd_to_s5c73m3(sd);
  948. int i;
  949. if (pad != OIF_SOURCE_PAD || fd == NULL)
  950. return -EINVAL;
  951. mutex_lock(&state->lock);
  952. fd->num_entries = 2;
  953. for (i = 0; i < fd->num_entries; i++)
  954. fd->entry[i] = state->frame_desc.entry[i];
  955. mutex_unlock(&state->lock);
  956. return 0;
  957. }
  958. static int s5c73m3_oif_set_frame_desc(struct v4l2_subdev *sd, unsigned int pad,
  959. struct v4l2_mbus_frame_desc *fd)
  960. {
  961. struct s5c73m3 *state = oif_sd_to_s5c73m3(sd);
  962. struct v4l2_mbus_frame_desc *frame_desc = &state->frame_desc;
  963. int i;
  964. if (pad != OIF_SOURCE_PAD || fd == NULL)
  965. return -EINVAL;
  966. fd->entry[0].length = 10 * SZ_1M;
  967. fd->entry[1].length = max_t(u32, fd->entry[1].length,
  968. S5C73M3_EMBEDDED_DATA_MAXLEN);
  969. fd->num_entries = 2;
  970. mutex_lock(&state->lock);
  971. for (i = 0; i < fd->num_entries; i++)
  972. frame_desc->entry[i] = fd->entry[i];
  973. mutex_unlock(&state->lock);
  974. return 0;
  975. }
  976. static int s5c73m3_enum_mbus_code(struct v4l2_subdev *sd,
  977. struct v4l2_subdev_fh *fh,
  978. struct v4l2_subdev_mbus_code_enum *code)
  979. {
  980. static const int codes[] = {
  981. [S5C73M3_ISP_PAD] = S5C73M3_ISP_FMT,
  982. [S5C73M3_JPEG_PAD] = S5C73M3_JPEG_FMT};
  983. if (code->index > 0 || code->pad >= S5C73M3_NUM_PADS)
  984. return -EINVAL;
  985. code->code = codes[code->pad];
  986. return 0;
  987. }
  988. static int s5c73m3_oif_enum_mbus_code(struct v4l2_subdev *sd,
  989. struct v4l2_subdev_fh *fh,
  990. struct v4l2_subdev_mbus_code_enum *code)
  991. {
  992. int ret;
  993. ret = s5c73m3_oif_get_pad_code(code->pad, code->index);
  994. if (ret < 0)
  995. return ret;
  996. code->code = ret;
  997. return 0;
  998. }
  999. static int s5c73m3_enum_frame_size(struct v4l2_subdev *sd,
  1000. struct v4l2_subdev_fh *fh,
  1001. struct v4l2_subdev_frame_size_enum *fse)
  1002. {
  1003. int idx;
  1004. if (fse->pad == S5C73M3_ISP_PAD) {
  1005. if (fse->code != S5C73M3_ISP_FMT)
  1006. return -EINVAL;
  1007. idx = RES_ISP;
  1008. } else{
  1009. if (fse->code != S5C73M3_JPEG_FMT)
  1010. return -EINVAL;
  1011. idx = RES_JPEG;
  1012. }
  1013. if (fse->index >= s5c73m3_resolutions_len[idx])
  1014. return -EINVAL;
  1015. fse->min_width = s5c73m3_resolutions[idx][fse->index].width;
  1016. fse->max_width = fse->min_width;
  1017. fse->max_height = s5c73m3_resolutions[idx][fse->index].height;
  1018. fse->min_height = fse->max_height;
  1019. return 0;
  1020. }
  1021. static int s5c73m3_oif_enum_frame_size(struct v4l2_subdev *sd,
  1022. struct v4l2_subdev_fh *fh,
  1023. struct v4l2_subdev_frame_size_enum *fse)
  1024. {
  1025. int idx;
  1026. if (fse->pad == OIF_SOURCE_PAD) {
  1027. if (fse->index > 0)
  1028. return -EINVAL;
  1029. switch (fse->code) {
  1030. case S5C73M3_JPEG_FMT:
  1031. case S5C73M3_ISP_FMT: {
  1032. struct v4l2_mbus_framefmt *mf =
  1033. v4l2_subdev_get_try_format(fh, OIF_ISP_PAD);
  1034. fse->max_width = fse->min_width = mf->width;
  1035. fse->max_height = fse->min_height = mf->height;
  1036. return 0;
  1037. }
  1038. default:
  1039. return -EINVAL;
  1040. }
  1041. }
  1042. if (fse->code != s5c73m3_oif_get_pad_code(fse->pad, 0))
  1043. return -EINVAL;
  1044. if (fse->pad == OIF_JPEG_PAD)
  1045. idx = RES_JPEG;
  1046. else
  1047. idx = RES_ISP;
  1048. if (fse->index >= s5c73m3_resolutions_len[idx])
  1049. return -EINVAL;
  1050. fse->min_width = s5c73m3_resolutions[idx][fse->index].width;
  1051. fse->max_width = fse->min_width;
  1052. fse->max_height = s5c73m3_resolutions[idx][fse->index].height;
  1053. fse->min_height = fse->max_height;
  1054. return 0;
  1055. }
  1056. static int s5c73m3_oif_log_status(struct v4l2_subdev *sd)
  1057. {
  1058. struct s5c73m3 *state = oif_sd_to_s5c73m3(sd);
  1059. v4l2_ctrl_handler_log_status(sd->ctrl_handler, sd->name);
  1060. v4l2_info(sd, "power: %d, apply_fmt: %d\n", state->power,
  1061. state->apply_fmt);
  1062. return 0;
  1063. }
  1064. static int s5c73m3_open(struct v4l2_subdev *sd, struct v4l2_subdev_fh *fh)
  1065. {
  1066. struct v4l2_mbus_framefmt *mf;
  1067. mf = v4l2_subdev_get_try_format(fh, S5C73M3_ISP_PAD);
  1068. s5c73m3_fill_mbus_fmt(mf, &s5c73m3_isp_resolutions[1],
  1069. S5C73M3_ISP_FMT);
  1070. mf = v4l2_subdev_get_try_format(fh, S5C73M3_JPEG_PAD);
  1071. s5c73m3_fill_mbus_fmt(mf, &s5c73m3_jpeg_resolutions[1],
  1072. S5C73M3_JPEG_FMT);
  1073. return 0;
  1074. }
  1075. static int s5c73m3_oif_open(struct v4l2_subdev *sd, struct v4l2_subdev_fh *fh)
  1076. {
  1077. struct v4l2_mbus_framefmt *mf;
  1078. mf = v4l2_subdev_get_try_format(fh, OIF_ISP_PAD);
  1079. s5c73m3_fill_mbus_fmt(mf, &s5c73m3_isp_resolutions[1],
  1080. S5C73M3_ISP_FMT);
  1081. mf = v4l2_subdev_get_try_format(fh, OIF_JPEG_PAD);
  1082. s5c73m3_fill_mbus_fmt(mf, &s5c73m3_jpeg_resolutions[1],
  1083. S5C73M3_JPEG_FMT);
  1084. mf = v4l2_subdev_get_try_format(fh, OIF_SOURCE_PAD);
  1085. s5c73m3_fill_mbus_fmt(mf, &s5c73m3_isp_resolutions[1],
  1086. S5C73M3_ISP_FMT);
  1087. return 0;
  1088. }
  1089. static int s5c73m3_gpio_set_value(struct s5c73m3 *priv, int id, u32 val)
  1090. {
  1091. if (!gpio_is_valid(priv->gpio[id].gpio))
  1092. return 0;
  1093. gpio_set_value(priv->gpio[id].gpio, !!val);
  1094. return 1;
  1095. }
  1096. static int s5c73m3_gpio_assert(struct s5c73m3 *priv, int id)
  1097. {
  1098. return s5c73m3_gpio_set_value(priv, id, priv->gpio[id].level);
  1099. }
  1100. static int s5c73m3_gpio_deassert(struct s5c73m3 *priv, int id)
  1101. {
  1102. return s5c73m3_gpio_set_value(priv, id, !priv->gpio[id].level);
  1103. }
  1104. static int __s5c73m3_power_on(struct s5c73m3 *state)
  1105. {
  1106. int i, ret;
  1107. for (i = 0; i < S5C73M3_MAX_SUPPLIES; i++) {
  1108. ret = regulator_enable(state->supplies[i].consumer);
  1109. if (ret)
  1110. goto err;
  1111. }
  1112. s5c73m3_gpio_deassert(state, STBY);
  1113. usleep_range(100, 200);
  1114. s5c73m3_gpio_deassert(state, RST);
  1115. usleep_range(50, 100);
  1116. return 0;
  1117. err:
  1118. for (--i; i >= 0; i--)
  1119. regulator_disable(state->supplies[i].consumer);
  1120. return ret;
  1121. }
  1122. static int __s5c73m3_power_off(struct s5c73m3 *state)
  1123. {
  1124. int i, ret;
  1125. if (s5c73m3_gpio_assert(state, RST))
  1126. usleep_range(10, 50);
  1127. if (s5c73m3_gpio_assert(state, STBY))
  1128. usleep_range(100, 200);
  1129. state->streaming = 0;
  1130. state->isp_ready = 0;
  1131. for (i = S5C73M3_MAX_SUPPLIES - 1; i >= 0; i--) {
  1132. ret = regulator_disable(state->supplies[i].consumer);
  1133. if (ret)
  1134. goto err;
  1135. }
  1136. return 0;
  1137. err:
  1138. for (++i; i < S5C73M3_MAX_SUPPLIES; i++) {
  1139. int r = regulator_enable(state->supplies[i].consumer);
  1140. if (r < 0)
  1141. v4l2_err(&state->oif_sd, "Failed to reenable %s: %d\n",
  1142. state->supplies[i].supply, r);
  1143. }
  1144. return ret;
  1145. }
  1146. static int s5c73m3_oif_set_power(struct v4l2_subdev *sd, int on)
  1147. {
  1148. struct s5c73m3 *state = oif_sd_to_s5c73m3(sd);
  1149. int ret = 0;
  1150. mutex_lock(&state->lock);
  1151. if (on && !state->power) {
  1152. ret = __s5c73m3_power_on(state);
  1153. if (!ret)
  1154. ret = s5c73m3_isp_init(state);
  1155. if (!ret) {
  1156. state->apply_fiv = 1;
  1157. state->apply_fmt = 1;
  1158. }
  1159. } else if (!on == state->power) {
  1160. ret = s5c73m3_set_af_softlanding(state);
  1161. if (!ret)
  1162. ret = __s5c73m3_power_off(state);
  1163. else
  1164. v4l2_err(sd, "Soft landing lens failed\n");
  1165. }
  1166. if (!ret)
  1167. state->power += on ? 1 : -1;
  1168. v4l2_dbg(1, s5c73m3_dbg, sd, "%s: power: %d\n",
  1169. __func__, state->power);
  1170. mutex_unlock(&state->lock);
  1171. return ret;
  1172. }
  1173. static int s5c73m3_oif_registered(struct v4l2_subdev *sd)
  1174. {
  1175. struct s5c73m3 *state = oif_sd_to_s5c73m3(sd);
  1176. int ret;
  1177. ret = v4l2_device_register_subdev(sd->v4l2_dev, &state->sensor_sd);
  1178. if (ret) {
  1179. v4l2_err(sd->v4l2_dev, "Failed to register %s\n",
  1180. state->oif_sd.name);
  1181. return ret;
  1182. }
  1183. ret = media_entity_create_link(&state->sensor_sd.entity,
  1184. S5C73M3_ISP_PAD, &state->oif_sd.entity, OIF_ISP_PAD,
  1185. MEDIA_LNK_FL_IMMUTABLE | MEDIA_LNK_FL_ENABLED);
  1186. ret = media_entity_create_link(&state->sensor_sd.entity,
  1187. S5C73M3_JPEG_PAD, &state->oif_sd.entity, OIF_JPEG_PAD,
  1188. MEDIA_LNK_FL_IMMUTABLE | MEDIA_LNK_FL_ENABLED);
  1189. mutex_lock(&state->lock);
  1190. ret = __s5c73m3_power_on(state);
  1191. if (ret == 0)
  1192. s5c73m3_get_fw_version(state);
  1193. __s5c73m3_power_off(state);
  1194. mutex_unlock(&state->lock);
  1195. v4l2_dbg(1, s5c73m3_dbg, sd, "%s: Booting %s (%d)\n",
  1196. __func__, ret ? "failed" : "succeded", ret);
  1197. return ret;
  1198. }
  1199. static void s5c73m3_oif_unregistered(struct v4l2_subdev *sd)
  1200. {
  1201. struct s5c73m3 *state = oif_sd_to_s5c73m3(sd);
  1202. v4l2_device_unregister_subdev(&state->sensor_sd);
  1203. }
  1204. static const struct v4l2_subdev_internal_ops s5c73m3_internal_ops = {
  1205. .open = s5c73m3_open,
  1206. };
  1207. static const struct v4l2_subdev_pad_ops s5c73m3_pad_ops = {
  1208. .enum_mbus_code = s5c73m3_enum_mbus_code,
  1209. .enum_frame_size = s5c73m3_enum_frame_size,
  1210. .get_fmt = s5c73m3_get_fmt,
  1211. .set_fmt = s5c73m3_set_fmt,
  1212. };
  1213. static const struct v4l2_subdev_ops s5c73m3_subdev_ops = {
  1214. .pad = &s5c73m3_pad_ops,
  1215. };
  1216. static const struct v4l2_subdev_internal_ops oif_internal_ops = {
  1217. .registered = s5c73m3_oif_registered,
  1218. .unregistered = s5c73m3_oif_unregistered,
  1219. .open = s5c73m3_oif_open,
  1220. };
  1221. static const struct v4l2_subdev_pad_ops s5c73m3_oif_pad_ops = {
  1222. .enum_mbus_code = s5c73m3_oif_enum_mbus_code,
  1223. .enum_frame_size = s5c73m3_oif_enum_frame_size,
  1224. .enum_frame_interval = s5c73m3_oif_enum_frame_interval,
  1225. .get_fmt = s5c73m3_oif_get_fmt,
  1226. .set_fmt = s5c73m3_oif_set_fmt,
  1227. .get_frame_desc = s5c73m3_oif_get_frame_desc,
  1228. .set_frame_desc = s5c73m3_oif_set_frame_desc,
  1229. };
  1230. static const struct v4l2_subdev_core_ops s5c73m3_oif_core_ops = {
  1231. .s_power = s5c73m3_oif_set_power,
  1232. .log_status = s5c73m3_oif_log_status,
  1233. };
  1234. static const struct v4l2_subdev_video_ops s5c73m3_oif_video_ops = {
  1235. .s_stream = s5c73m3_oif_s_stream,
  1236. .g_frame_interval = s5c73m3_oif_g_frame_interval,
  1237. .s_frame_interval = s5c73m3_oif_s_frame_interval,
  1238. };
  1239. static const struct v4l2_subdev_ops oif_subdev_ops = {
  1240. .core = &s5c73m3_oif_core_ops,
  1241. .pad = &s5c73m3_oif_pad_ops,
  1242. .video = &s5c73m3_oif_video_ops,
  1243. };
  1244. static int s5c73m3_configure_gpios(struct s5c73m3 *state,
  1245. const struct s5c73m3_platform_data *pdata)
  1246. {
  1247. struct device *dev = &state->i2c_client->dev;
  1248. const struct s5c73m3_gpio *gpio;
  1249. unsigned long flags;
  1250. int ret;
  1251. state->gpio[STBY].gpio = -EINVAL;
  1252. state->gpio[RST].gpio = -EINVAL;
  1253. gpio = &pdata->gpio_stby;
  1254. if (gpio_is_valid(gpio->gpio)) {
  1255. flags = (gpio->level ? GPIOF_OUT_INIT_HIGH : GPIOF_OUT_INIT_LOW)
  1256. | GPIOF_EXPORT;
  1257. ret = devm_gpio_request_one(dev, gpio->gpio, flags,
  1258. "S5C73M3_STBY");
  1259. if (ret < 0)
  1260. return ret;
  1261. state->gpio[STBY] = *gpio;
  1262. }
  1263. gpio = &pdata->gpio_reset;
  1264. if (gpio_is_valid(gpio->gpio)) {
  1265. flags = (gpio->level ? GPIOF_OUT_INIT_HIGH : GPIOF_OUT_INIT_LOW)
  1266. | GPIOF_EXPORT;
  1267. ret = devm_gpio_request_one(dev, gpio->gpio, flags,
  1268. "S5C73M3_RST");
  1269. if (ret < 0)
  1270. return ret;
  1271. state->gpio[RST] = *gpio;
  1272. }
  1273. return 0;
  1274. }
  1275. static int s5c73m3_probe(struct i2c_client *client,
  1276. const struct i2c_device_id *id)
  1277. {
  1278. struct device *dev = &client->dev;
  1279. const struct s5c73m3_platform_data *pdata = client->dev.platform_data;
  1280. struct v4l2_subdev *sd;
  1281. struct v4l2_subdev *oif_sd;
  1282. struct s5c73m3 *state;
  1283. int ret, i;
  1284. if (pdata == NULL) {
  1285. dev_err(&client->dev, "Platform data not specified\n");
  1286. return -EINVAL;
  1287. }
  1288. state = devm_kzalloc(dev, sizeof(*state), GFP_KERNEL);
  1289. if (!state)
  1290. return -ENOMEM;
  1291. mutex_init(&state->lock);
  1292. sd = &state->sensor_sd;
  1293. oif_sd = &state->oif_sd;
  1294. v4l2_subdev_init(sd, &s5c73m3_subdev_ops);
  1295. sd->owner = client->driver->driver.owner;
  1296. v4l2_set_subdevdata(sd, state);
  1297. strlcpy(sd->name, "S5C73M3", sizeof(sd->name));
  1298. sd->internal_ops = &s5c73m3_internal_ops;
  1299. sd->flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;
  1300. state->sensor_pads[S5C73M3_JPEG_PAD].flags = MEDIA_PAD_FL_SOURCE;
  1301. state->sensor_pads[S5C73M3_ISP_PAD].flags = MEDIA_PAD_FL_SOURCE;
  1302. sd->entity.type = MEDIA_ENT_T_V4L2_SUBDEV;
  1303. ret = media_entity_init(&sd->entity, S5C73M3_NUM_PADS,
  1304. state->sensor_pads, 0);
  1305. if (ret < 0)
  1306. return ret;
  1307. v4l2_i2c_subdev_init(oif_sd, client, &oif_subdev_ops);
  1308. strcpy(oif_sd->name, "S5C73M3-OIF");
  1309. oif_sd->internal_ops = &oif_internal_ops;
  1310. oif_sd->flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;
  1311. state->oif_pads[OIF_ISP_PAD].flags = MEDIA_PAD_FL_SINK;
  1312. state->oif_pads[OIF_JPEG_PAD].flags = MEDIA_PAD_FL_SINK;
  1313. state->oif_pads[OIF_SOURCE_PAD].flags = MEDIA_PAD_FL_SOURCE;
  1314. oif_sd->entity.type = MEDIA_ENT_T_V4L2_SUBDEV;
  1315. ret = media_entity_init(&oif_sd->entity, OIF_NUM_PADS,
  1316. state->oif_pads, 0);
  1317. if (ret < 0)
  1318. return ret;
  1319. state->mclk_frequency = pdata->mclk_frequency;
  1320. state->bus_type = pdata->bus_type;
  1321. state->i2c_client = client;
  1322. ret = s5c73m3_configure_gpios(state, pdata);
  1323. if (ret)
  1324. goto out_err;
  1325. for (i = 0; i < S5C73M3_MAX_SUPPLIES; i++)
  1326. state->supplies[i].supply = s5c73m3_supply_names[i];
  1327. ret = devm_regulator_bulk_get(dev, S5C73M3_MAX_SUPPLIES,
  1328. state->supplies);
  1329. if (ret) {
  1330. dev_err(dev, "failed to get regulators\n");
  1331. goto out_err;
  1332. }
  1333. ret = s5c73m3_init_controls(state);
  1334. if (ret)
  1335. goto out_err;
  1336. state->sensor_pix_size[RES_ISP] = &s5c73m3_isp_resolutions[1];
  1337. state->sensor_pix_size[RES_JPEG] = &s5c73m3_jpeg_resolutions[1];
  1338. state->oif_pix_size[RES_ISP] = state->sensor_pix_size[RES_ISP];
  1339. state->oif_pix_size[RES_JPEG] = state->sensor_pix_size[RES_JPEG];
  1340. state->mbus_code = S5C73M3_ISP_FMT;
  1341. state->fiv = &s5c73m3_intervals[S5C73M3_DEFAULT_FRAME_INTERVAL];
  1342. state->fw_file_version[0] = 'G';
  1343. state->fw_file_version[1] = 'C';
  1344. ret = s5c73m3_register_spi_driver(state);
  1345. if (ret < 0)
  1346. goto out_err;
  1347. v4l2_info(sd, "%s: completed succesfully\n", __func__);
  1348. return 0;
  1349. out_err:
  1350. media_entity_cleanup(&sd->entity);
  1351. return ret;
  1352. }
  1353. static int s5c73m3_remove(struct i2c_client *client)
  1354. {
  1355. struct v4l2_subdev *oif_sd = i2c_get_clientdata(client);
  1356. struct s5c73m3 *state = oif_sd_to_s5c73m3(oif_sd);
  1357. struct v4l2_subdev *sensor_sd = &state->sensor_sd;
  1358. v4l2_device_unregister_subdev(oif_sd);
  1359. v4l2_ctrl_handler_free(oif_sd->ctrl_handler);
  1360. media_entity_cleanup(&oif_sd->entity);
  1361. v4l2_device_unregister_subdev(sensor_sd);
  1362. media_entity_cleanup(&sensor_sd->entity);
  1363. s5c73m3_unregister_spi_driver(state);
  1364. return 0;
  1365. }
  1366. static const struct i2c_device_id s5c73m3_id[] = {
  1367. { DRIVER_NAME, 0 },
  1368. { }
  1369. };
  1370. MODULE_DEVICE_TABLE(i2c, s5c73m3_id);
  1371. static struct i2c_driver s5c73m3_i2c_driver = {
  1372. .driver = {
  1373. .name = DRIVER_NAME,
  1374. },
  1375. .probe = s5c73m3_probe,
  1376. .remove = s5c73m3_remove,
  1377. .id_table = s5c73m3_id,
  1378. };
  1379. module_i2c_driver(s5c73m3_i2c_driver);
  1380. MODULE_DESCRIPTION("Samsung S5C73M3 camera driver");
  1381. MODULE_AUTHOR("Sylwester Nawrocki <s.nawrocki@samsung.com>");
  1382. MODULE_LICENSE("GPL");