smp-r8a7779.c 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148
  1. /*
  2. * SMP support for R-Mobile / SH-Mobile - r8a7779 portion
  3. *
  4. * Copyright (C) 2011 Renesas Solutions Corp.
  5. * Copyright (C) 2011 Magnus Damm
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; version 2 of the License.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
  19. */
  20. #include <linux/kernel.h>
  21. #include <linux/init.h>
  22. #include <linux/smp.h>
  23. #include <linux/spinlock.h>
  24. #include <linux/io.h>
  25. #include <linux/delay.h>
  26. #include <mach/common.h>
  27. #include <mach/r8a7779.h>
  28. #include <asm/cacheflush.h>
  29. #include <asm/smp_plat.h>
  30. #include <asm/smp_scu.h>
  31. #include <asm/smp_twd.h>
  32. #define AVECR IOMEM(0xfe700040)
  33. #define R8A7779_SCU_BASE 0xf0000000
  34. static struct r8a7779_pm_ch r8a7779_ch_cpu1 = {
  35. .chan_offs = 0x40, /* PWRSR0 .. PWRER0 */
  36. .chan_bit = 1, /* ARM1 */
  37. .isr_bit = 1, /* ARM1 */
  38. };
  39. static struct r8a7779_pm_ch r8a7779_ch_cpu2 = {
  40. .chan_offs = 0x40, /* PWRSR0 .. PWRER0 */
  41. .chan_bit = 2, /* ARM2 */
  42. .isr_bit = 2, /* ARM2 */
  43. };
  44. static struct r8a7779_pm_ch r8a7779_ch_cpu3 = {
  45. .chan_offs = 0x40, /* PWRSR0 .. PWRER0 */
  46. .chan_bit = 3, /* ARM3 */
  47. .isr_bit = 3, /* ARM3 */
  48. };
  49. static struct r8a7779_pm_ch *r8a7779_ch_cpu[4] = {
  50. [1] = &r8a7779_ch_cpu1,
  51. [2] = &r8a7779_ch_cpu2,
  52. [3] = &r8a7779_ch_cpu3,
  53. };
  54. #ifdef CONFIG_HAVE_ARM_TWD
  55. static DEFINE_TWD_LOCAL_TIMER(twd_local_timer, R8A7779_SCU_BASE + 0x600, 29);
  56. void __init r8a7779_register_twd(void)
  57. {
  58. twd_local_timer_register(&twd_local_timer);
  59. }
  60. #endif
  61. static int r8a7779_platform_cpu_kill(unsigned int cpu)
  62. {
  63. struct r8a7779_pm_ch *ch = NULL;
  64. int ret = -EIO;
  65. cpu = cpu_logical_map(cpu);
  66. if (cpu < ARRAY_SIZE(r8a7779_ch_cpu))
  67. ch = r8a7779_ch_cpu[cpu];
  68. if (ch)
  69. ret = r8a7779_sysc_power_down(ch);
  70. return ret ? ret : 1;
  71. }
  72. static int r8a7779_boot_secondary(unsigned int cpu, struct task_struct *idle)
  73. {
  74. struct r8a7779_pm_ch *ch = NULL;
  75. unsigned int lcpu = cpu_logical_map(cpu);
  76. int ret;
  77. ret = shmobile_smp_scu_boot_secondary(cpu, idle);
  78. if (ret)
  79. return ret;
  80. if (lcpu < ARRAY_SIZE(r8a7779_ch_cpu))
  81. ch = r8a7779_ch_cpu[lcpu];
  82. if (ch)
  83. ret = r8a7779_sysc_power_up(ch);
  84. else
  85. ret = -EIO;
  86. return ret;
  87. }
  88. static void __init r8a7779_smp_prepare_cpus(unsigned int max_cpus)
  89. {
  90. /* Map the reset vector (in headsmp-scu.S, headsmp.S) */
  91. __raw_writel(__pa(shmobile_boot_vector), AVECR);
  92. shmobile_boot_fn = virt_to_phys(shmobile_boot_scu);
  93. shmobile_boot_arg = (unsigned long)shmobile_scu_base;
  94. /* setup r8a7779 specific SCU bits */
  95. shmobile_scu_base = IOMEM(R8A7779_SCU_BASE);
  96. shmobile_smp_scu_prepare_cpus(max_cpus);
  97. r8a7779_pm_init();
  98. /* power off secondary CPUs */
  99. r8a7779_platform_cpu_kill(1);
  100. r8a7779_platform_cpu_kill(2);
  101. r8a7779_platform_cpu_kill(3);
  102. }
  103. #ifdef CONFIG_HOTPLUG_CPU
  104. static int r8a7779_cpu_kill(unsigned int cpu)
  105. {
  106. if (shmobile_smp_scu_cpu_kill(cpu))
  107. return r8a7779_platform_cpu_kill(cpu);
  108. return 0;
  109. }
  110. static int r8a7779_cpu_disable(unsigned int cpu)
  111. {
  112. /* only CPU1->3 have power domains, do not allow hotplug of CPU0 */
  113. return cpu == 0 ? -EPERM : 0;
  114. }
  115. #endif /* CONFIG_HOTPLUG_CPU */
  116. struct smp_operations r8a7779_smp_ops __initdata = {
  117. .smp_prepare_cpus = r8a7779_smp_prepare_cpus,
  118. .smp_boot_secondary = r8a7779_boot_secondary,
  119. #ifdef CONFIG_HOTPLUG_CPU
  120. .cpu_disable = r8a7779_cpu_disable,
  121. .cpu_die = shmobile_smp_scu_cpu_die,
  122. .cpu_kill = r8a7779_cpu_kill,
  123. #endif
  124. };