headsmp-scu.S 1.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051
  1. /*
  2. * Shared SCU setup for mach-shmobile
  3. *
  4. * Copyright (C) 2012 Bastian Hecht
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License as
  8. * published by the Free Software Foundation; either version 2 of
  9. * the License, or (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR /PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  19. * MA 02111-1307 USA
  20. */
  21. #include <linux/linkage.h>
  22. #include <linux/init.h>
  23. #include <asm/memory.h>
  24. /*
  25. * Boot code for secondary CPUs.
  26. *
  27. * First we turn on L1 cache coherency for our CPU. Then we jump to
  28. * shmobile_invalidate_start that invalidates the cache and hands over control
  29. * to the common ARM startup code.
  30. */
  31. ENTRY(shmobile_boot_scu)
  32. @ r0 = SCU base address
  33. mrc p15, 0, r1, c0, c0, 5 @ read MIPDR
  34. and r1, r1, #3 @ mask out cpu ID
  35. lsl r1, r1, #3 @ we will shift by cpu_id * 8 bits
  36. ldr r2, [r0, #8] @ SCU Power Status Register
  37. mov r3, #3
  38. lsl r3, r3, r1
  39. bic r2, r2, r3 @ Clear bits of our CPU (Run Mode)
  40. str r2, [r0, #8] @ write back
  41. b shmobile_invalidate_start
  42. ENDPROC(shmobile_boot_scu)
  43. .text
  44. .align 2
  45. .globl shmobile_scu_base
  46. shmobile_scu_base:
  47. .space 4