r8a7779.dtsi 4.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205
  1. /*
  2. * Device Tree Source for Renesas r8a7779
  3. *
  4. * Copyright (C) 2013 Renesas Solutions Corp.
  5. * Copyright (C) 2013 Simon Horman
  6. *
  7. * This file is licensed under the terms of the GNU General Public License
  8. * version 2. This program is licensed "as is" without any warranty of any
  9. * kind, whether express or implied.
  10. */
  11. /include/ "skeleton.dtsi"
  12. / {
  13. compatible = "renesas,r8a7779";
  14. cpus {
  15. #address-cells = <1>;
  16. #size-cells = <0>;
  17. cpu@0 {
  18. device_type = "cpu";
  19. compatible = "arm,cortex-a9";
  20. reg = <0>;
  21. };
  22. cpu@1 {
  23. device_type = "cpu";
  24. compatible = "arm,cortex-a9";
  25. reg = <1>;
  26. };
  27. cpu@2 {
  28. device_type = "cpu";
  29. compatible = "arm,cortex-a9";
  30. reg = <2>;
  31. };
  32. cpu@3 {
  33. device_type = "cpu";
  34. compatible = "arm,cortex-a9";
  35. reg = <3>;
  36. };
  37. };
  38. gic: interrupt-controller@f0001000 {
  39. compatible = "arm,cortex-a9-gic";
  40. #interrupt-cells = <3>;
  41. interrupt-controller;
  42. reg = <0xf0001000 0x1000>,
  43. <0xf0000100 0x100>;
  44. };
  45. gpio0: gpio@ffc40000 {
  46. compatible = "renesas,gpio-r8a7779", "renesas,gpio-rcar";
  47. reg = <0xffc40000 0x2c>;
  48. interrupt-parent = <&gic>;
  49. interrupts = <0 141 0x4>;
  50. #gpio-cells = <2>;
  51. gpio-controller;
  52. gpio-ranges = <&pfc 0 0 32>;
  53. #interrupt-cells = <2>;
  54. interrupt-controller;
  55. };
  56. gpio1: gpio@ffc41000 {
  57. compatible = "renesas,gpio-r8a7779", "renesas,gpio-rcar";
  58. reg = <0xffc41000 0x2c>;
  59. interrupt-parent = <&gic>;
  60. interrupts = <0 142 0x4>;
  61. #gpio-cells = <2>;
  62. gpio-controller;
  63. gpio-ranges = <&pfc 0 32 32>;
  64. #interrupt-cells = <2>;
  65. interrupt-controller;
  66. };
  67. gpio2: gpio@ffc42000 {
  68. compatible = "renesas,gpio-r8a7779", "renesas,gpio-rcar";
  69. reg = <0xffc42000 0x2c>;
  70. interrupt-parent = <&gic>;
  71. interrupts = <0 143 0x4>;
  72. #gpio-cells = <2>;
  73. gpio-controller;
  74. gpio-ranges = <&pfc 0 64 32>;
  75. #interrupt-cells = <2>;
  76. interrupt-controller;
  77. };
  78. gpio3: gpio@ffc43000 {
  79. compatible = "renesas,gpio-r8a7779", "renesas,gpio-rcar";
  80. reg = <0xffc43000 0x2c>;
  81. interrupt-parent = <&gic>;
  82. interrupts = <0 144 0x4>;
  83. #gpio-cells = <2>;
  84. gpio-controller;
  85. gpio-ranges = <&pfc 0 96 32>;
  86. #interrupt-cells = <2>;
  87. interrupt-controller;
  88. };
  89. gpio4: gpio@ffc44000 {
  90. compatible = "renesas,gpio-r8a7779", "renesas,gpio-rcar";
  91. reg = <0xffc44000 0x2c>;
  92. interrupt-parent = <&gic>;
  93. interrupts = <0 145 0x4>;
  94. #gpio-cells = <2>;
  95. gpio-controller;
  96. gpio-ranges = <&pfc 0 128 32>;
  97. #interrupt-cells = <2>;
  98. interrupt-controller;
  99. };
  100. gpio5: gpio@ffc45000 {
  101. compatible = "renesas,gpio-r8a7779", "renesas,gpio-rcar";
  102. reg = <0xffc45000 0x2c>;
  103. interrupt-parent = <&gic>;
  104. interrupts = <0 146 0x4>;
  105. #gpio-cells = <2>;
  106. gpio-controller;
  107. gpio-ranges = <&pfc 0 160 32>;
  108. #interrupt-cells = <2>;
  109. interrupt-controller;
  110. };
  111. gpio6: gpio@ffc46000 {
  112. compatible = "renesas,gpio-r8a7779", "renesas,gpio-rcar";
  113. reg = <0xffc46000 0x2c>;
  114. interrupt-parent = <&gic>;
  115. interrupts = <0 147 0x4>;
  116. #gpio-cells = <2>;
  117. gpio-controller;
  118. gpio-ranges = <&pfc 0 192 9>;
  119. #interrupt-cells = <2>;
  120. interrupt-controller;
  121. };
  122. irqpin0: irqpin@fe780010 {
  123. compatible = "renesas,intc-irqpin";
  124. #interrupt-cells = <2>;
  125. interrupt-controller;
  126. reg = <0xfe78001c 4>,
  127. <0xfe780010 4>,
  128. <0xfe780024 4>,
  129. <0xfe780044 4>,
  130. <0xfe780064 4>;
  131. interrupt-parent = <&gic>;
  132. interrupts = <0 27 0x4
  133. 0 28 0x4
  134. 0 29 0x4
  135. 0 30 0x4>;
  136. sense-bitfield-width = <2>;
  137. };
  138. i2c0: i2c@ffc70000 {
  139. #address-cells = <1>;
  140. #size-cells = <0>;
  141. compatible = "renesas,rmobile-iic";
  142. reg = <0xffc70000 0x1000>;
  143. interrupt-parent = <&gic>;
  144. interrupts = <0 79 0x4>;
  145. };
  146. i2c1: i2c@ffc71000 {
  147. #address-cells = <1>;
  148. #size-cells = <0>;
  149. compatible = "renesas,rmobile-iic";
  150. reg = <0xffc71000 0x1000>;
  151. interrupt-parent = <&gic>;
  152. interrupts = <0 82 0x4>;
  153. };
  154. i2c2: i2c@ffc72000 {
  155. #address-cells = <1>;
  156. #size-cells = <0>;
  157. compatible = "renesas,rmobile-iic";
  158. reg = <0xffc72000 0x1000>;
  159. interrupt-parent = <&gic>;
  160. interrupts = <0 80 0x4>;
  161. };
  162. i2c3: i2c@ffc73000 {
  163. #address-cells = <1>;
  164. #size-cells = <0>;
  165. compatible = "renesas,rmobile-iic";
  166. reg = <0xffc73000 0x1000>;
  167. interrupt-parent = <&gic>;
  168. interrupts = <0 81 0x4>;
  169. };
  170. pfc: pfc@fffc0000 {
  171. compatible = "renesas,pfc-r8a7779";
  172. reg = <0xfffc0000 0x23c>;
  173. #gpio-range-cells = <3>;
  174. };
  175. thermal@ffc48000 {
  176. compatible = "renesas,rcar-thermal";
  177. reg = <0xffc48000 0x38>;
  178. };
  179. sata: sata@fc600000 {
  180. compatible = "renesas,rcar-sata";
  181. reg = <0xfc600000 0x2000>;
  182. interrupt-parent = <&gic>;
  183. interrupts = <0 100 0x4>;
  184. };
  185. };