omap3-igep.dtsi 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129
  1. /*
  2. * Device Tree Source for IGEP Technology devices
  3. *
  4. * Copyright (C) 2012 Javier Martinez Canillas <javier@collabora.co.uk>
  5. * Copyright (C) 2012 Enric Balletbo i Serra <eballetbo@gmail.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. */
  11. /dts-v1/;
  12. #include "omap34xx.dtsi"
  13. / {
  14. memory {
  15. device_type = "memory";
  16. reg = <0x80000000 0x20000000>; /* 512 MB */
  17. };
  18. sound {
  19. compatible = "ti,omap-twl4030";
  20. ti,model = "igep2";
  21. ti,mcbsp = <&mcbsp2>;
  22. ti,codec = <&twl_audio>;
  23. };
  24. };
  25. &omap3_pmx_core {
  26. uart1_pins: pinmux_uart1_pins {
  27. pinctrl-single,pins = <
  28. 0x152 (PIN_INPUT | MUX_MODE0) /* uart1_rx.uart1_rx */
  29. 0x14c (PIN_OUTPUT |MUX_MODE0) /* uart1_tx.uart1_tx */
  30. >;
  31. };
  32. uart2_pins: pinmux_uart2_pins {
  33. pinctrl-single,pins = <
  34. 0x14a (PIN_INPUT | MUX_MODE0) /* uart2_rx.uart2_rx */
  35. 0x148 (PIN_OUTPUT | MUX_MODE0) /* uart2_tx.uart2_tx */
  36. >;
  37. };
  38. uart3_pins: pinmux_uart3_pins {
  39. pinctrl-single,pins = <
  40. 0x16e (PIN_INPUT | MUX_MODE0) /* uart3_rx.uart3_rx */
  41. 0x170 (PIN_OUTPUT | MUX_MODE0) /* uart3_tx.uart3_tx */
  42. >;
  43. };
  44. mmc1_pins: pinmux_mmc1_pins {
  45. pinctrl-single,pins = <
  46. 0x114 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_clk.sdmmc1_clk */
  47. 0x116 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_cmd.sdmmc1_cmd */
  48. 0x118 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat0.sdmmc1_dat0 */
  49. 0x11a (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat1.sdmmc1_dat1 */
  50. 0x11c (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat2.sdmmc1_dat2 */
  51. 0x11e (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat3.sdmmc1_dat3 */
  52. 0x120 (PIN_INPUT | MUX_MODE0) /* sdmmc1_dat4.sdmmc1_dat4 */
  53. 0x122 (PIN_INPUT | MUX_MODE0) /* sdmmc1_dat5.sdmmc1_dat5 */
  54. 0x124 (PIN_INPUT | MUX_MODE0) /* sdmmc1_dat6.sdmmc1_dat6 */
  55. 0x126 (PIN_INPUT | MUX_MODE0) /* sdmmc1_dat7.sdmmc1_dat7 */
  56. >;
  57. };
  58. smsc911x_pins: pinmux_smsc911x_pins {
  59. pinctrl-single,pins = <
  60. 0x1a2 (PIN_INPUT | MUX_MODE4) /* mcspi1_cs2.gpio_176 */
  61. >;
  62. };
  63. };
  64. &i2c1 {
  65. clock-frequency = <2600000>;
  66. twl: twl@48 {
  67. reg = <0x48>;
  68. interrupts = <7>; /* SYS_NIRQ cascaded to intc */
  69. interrupt-parent = <&intc>;
  70. twl_audio: audio {
  71. compatible = "ti,twl4030-audio";
  72. codec {
  73. };
  74. };
  75. };
  76. };
  77. #include "twl4030.dtsi"
  78. #include "twl4030_omap3.dtsi"
  79. &i2c2 {
  80. clock-frequency = <400000>;
  81. };
  82. &mmc1 {
  83. pinctrl-names = "default";
  84. pinctrl-0 = <&mmc1_pins>;
  85. vmmc-supply = <&vmmc1>;
  86. vmmc_aux-supply = <&vsim>;
  87. bus-width = <8>;
  88. };
  89. &mmc2 {
  90. status = "disabled";
  91. };
  92. &mmc3 {
  93. status = "disabled";
  94. };
  95. &uart1 {
  96. pinctrl-names = "default";
  97. pinctrl-0 = <&uart1_pins>;
  98. };
  99. &uart2 {
  100. pinctrl-names = "default";
  101. pinctrl-0 = <&uart2_pins>;
  102. };
  103. &uart3 {
  104. pinctrl-names = "default";
  105. pinctrl-0 = <&uart3_pins>;
  106. };
  107. &twl_gpio {
  108. ti,use-leds;
  109. };