rainier.dts 8.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347
  1. /*
  2. * Device Tree Source for AMCC Rainier
  3. *
  4. * Based on Sequoia code
  5. * Copyright (c) 2007 MontaVista Software, Inc.
  6. *
  7. * FIXME: Draft only!
  8. *
  9. * This file is licensed under the terms of the GNU General Public
  10. * License version 2. This program is licensed "as is" without
  11. * any warranty of any kind, whether express or implied.
  12. *
  13. */
  14. / {
  15. #address-cells = <2>;
  16. #size-cells = <1>;
  17. model = "amcc,rainier";
  18. compatible = "amcc,rainier";
  19. dcr-parent = <&/cpus/cpu@0>;
  20. aliases {
  21. ethernet0 = &EMAC0;
  22. ethernet1 = &EMAC1;
  23. serial0 = &UART0;
  24. serial1 = &UART1;
  25. serial2 = &UART2;
  26. serial3 = &UART3;
  27. };
  28. cpus {
  29. #address-cells = <1>;
  30. #size-cells = <0>;
  31. cpu@0 {
  32. device_type = "cpu";
  33. model = "PowerPC,440GRx";
  34. reg = <0>;
  35. clock-frequency = <0>; /* Filled in by zImage */
  36. timebase-frequency = <0>; /* Filled in by zImage */
  37. i-cache-line-size = <20>;
  38. d-cache-line-size = <20>;
  39. i-cache-size = <8000>;
  40. d-cache-size = <8000>;
  41. dcr-controller;
  42. dcr-access-method = "native";
  43. };
  44. };
  45. memory {
  46. device_type = "memory";
  47. reg = <0 0 0>; /* Filled in by zImage */
  48. };
  49. UIC0: interrupt-controller0 {
  50. compatible = "ibm,uic-440grx","ibm,uic";
  51. interrupt-controller;
  52. cell-index = <0>;
  53. dcr-reg = <0c0 009>;
  54. #address-cells = <0>;
  55. #size-cells = <0>;
  56. #interrupt-cells = <2>;
  57. };
  58. UIC1: interrupt-controller1 {
  59. compatible = "ibm,uic-440grx","ibm,uic";
  60. interrupt-controller;
  61. cell-index = <1>;
  62. dcr-reg = <0d0 009>;
  63. #address-cells = <0>;
  64. #size-cells = <0>;
  65. #interrupt-cells = <2>;
  66. interrupts = <1e 4 1f 4>; /* cascade */
  67. interrupt-parent = <&UIC0>;
  68. };
  69. UIC2: interrupt-controller2 {
  70. compatible = "ibm,uic-440grx","ibm,uic";
  71. interrupt-controller;
  72. cell-index = <2>;
  73. dcr-reg = <0e0 009>;
  74. #address-cells = <0>;
  75. #size-cells = <0>;
  76. #interrupt-cells = <2>;
  77. interrupts = <1c 4 1d 4>; /* cascade */
  78. interrupt-parent = <&UIC0>;
  79. };
  80. SDR0: sdr {
  81. compatible = "ibm,sdr-440grx", "ibm,sdr-440ep";
  82. dcr-reg = <00e 002>;
  83. };
  84. CPR0: cpr {
  85. compatible = "ibm,cpr-440grx", "ibm,cpr-440ep";
  86. dcr-reg = <00c 002>;
  87. };
  88. plb {
  89. compatible = "ibm,plb-440grx", "ibm,plb4";
  90. #address-cells = <2>;
  91. #size-cells = <1>;
  92. ranges;
  93. clock-frequency = <0>; /* Filled in by zImage */
  94. SDRAM0: sdram {
  95. compatible = "ibm,sdram-440grx", "ibm,sdram-44x-ddr2denali";
  96. dcr-reg = <010 2>;
  97. };
  98. DMA0: dma {
  99. compatible = "ibm,dma-440grx", "ibm,dma-4xx";
  100. dcr-reg = <100 027>;
  101. };
  102. MAL0: mcmal {
  103. compatible = "ibm,mcmal-440grx", "ibm,mcmal2";
  104. dcr-reg = <180 62>;
  105. num-tx-chans = <2>;
  106. num-rx-chans = <2>;
  107. interrupt-parent = <&MAL0>;
  108. interrupts = <0 1 2 3 4>;
  109. #interrupt-cells = <1>;
  110. #address-cells = <0>;
  111. #size-cells = <0>;
  112. interrupt-map = </*TXEOB*/ 0 &UIC0 a 4
  113. /*RXEOB*/ 1 &UIC0 b 4
  114. /*SERR*/ 2 &UIC1 0 4
  115. /*TXDE*/ 3 &UIC1 1 4
  116. /*RXDE*/ 4 &UIC1 2 4>;
  117. interrupt-map-mask = <ffffffff>;
  118. };
  119. POB0: opb {
  120. compatible = "ibm,opb-440grx", "ibm,opb";
  121. #address-cells = <1>;
  122. #size-cells = <1>;
  123. ranges = <00000000 1 00000000 80000000
  124. 80000000 1 80000000 80000000>;
  125. interrupt-parent = <&UIC1>;
  126. interrupts = <7 4>;
  127. clock-frequency = <0>; /* Filled in by zImage */
  128. EBC0: ebc {
  129. compatible = "ibm,ebc-440grx", "ibm,ebc";
  130. dcr-reg = <012 2>;
  131. #address-cells = <2>;
  132. #size-cells = <1>;
  133. clock-frequency = <0>; /* Filled in by zImage */
  134. interrupts = <5 1>;
  135. interrupt-parent = <&UIC1>;
  136. nor_flash@0,0 {
  137. compatible = "amd,s29gl256n", "cfi-flash";
  138. bank-width = <2>;
  139. reg = <0 000000 4000000>;
  140. #address-cells = <1>;
  141. #size-cells = <1>;
  142. partition@0 {
  143. label = "Kernel";
  144. reg = <0 180000>;
  145. };
  146. partition@180000 {
  147. label = "ramdisk";
  148. reg = <180000 200000>;
  149. };
  150. partition@380000 {
  151. label = "file system";
  152. reg = <380000 3aa0000>;
  153. };
  154. partition@3e20000 {
  155. label = "kozio";
  156. reg = <3e20000 140000>;
  157. };
  158. partition@3f60000 {
  159. label = "env";
  160. reg = <3f60000 40000>;
  161. };
  162. partition@3fa0000 {
  163. label = "u-boot";
  164. reg = <3fa0000 60000>;
  165. };
  166. };
  167. };
  168. UART0: serial@ef600300 {
  169. device_type = "serial";
  170. compatible = "ns16550";
  171. reg = <ef600300 8>;
  172. virtual-reg = <ef600300>;
  173. clock-frequency = <0>; /* Filled in by zImage */
  174. current-speed = <1c200>;
  175. interrupt-parent = <&UIC0>;
  176. interrupts = <0 4>;
  177. };
  178. UART1: serial@ef600400 {
  179. device_type = "serial";
  180. compatible = "ns16550";
  181. reg = <ef600400 8>;
  182. virtual-reg = <ef600400>;
  183. clock-frequency = <0>;
  184. current-speed = <0>;
  185. interrupt-parent = <&UIC0>;
  186. interrupts = <1 4>;
  187. };
  188. UART2: serial@ef600500 {
  189. device_type = "serial";
  190. compatible = "ns16550";
  191. reg = <ef600500 8>;
  192. virtual-reg = <ef600500>;
  193. clock-frequency = <0>;
  194. current-speed = <0>;
  195. interrupt-parent = <&UIC1>;
  196. interrupts = <3 4>;
  197. };
  198. UART3: serial@ef600600 {
  199. device_type = "serial";
  200. compatible = "ns16550";
  201. reg = <ef600600 8>;
  202. virtual-reg = <ef600600>;
  203. clock-frequency = <0>;
  204. current-speed = <0>;
  205. interrupt-parent = <&UIC1>;
  206. interrupts = <4 4>;
  207. };
  208. IIC0: i2c@ef600700 {
  209. compatible = "ibm,iic-440grx", "ibm,iic";
  210. reg = <ef600700 14>;
  211. interrupt-parent = <&UIC0>;
  212. interrupts = <2 4>;
  213. };
  214. IIC1: i2c@ef600800 {
  215. compatible = "ibm,iic-440grx", "ibm,iic";
  216. reg = <ef600800 14>;
  217. interrupt-parent = <&UIC0>;
  218. interrupts = <7 4>;
  219. };
  220. ZMII0: emac-zmii@ef600d00 {
  221. compatible = "ibm,zmii-440grx", "ibm,zmii";
  222. reg = <ef600d00 c>;
  223. };
  224. RGMII0: emac-rgmii@ef601000 {
  225. compatible = "ibm,rgmii-440grx", "ibm,rgmii";
  226. reg = <ef601000 8>;
  227. has-mdio;
  228. };
  229. EMAC0: ethernet@ef600e00 {
  230. device_type = "network";
  231. compatible = "ibm,emac-440grx", "ibm,emac-440epx", "ibm,emac4";
  232. interrupt-parent = <&EMAC0>;
  233. interrupts = <0 1>;
  234. #interrupt-cells = <1>;
  235. #address-cells = <0>;
  236. #size-cells = <0>;
  237. interrupt-map = </*Status*/ 0 &UIC0 18 4
  238. /*Wake*/ 1 &UIC1 1d 4>;
  239. reg = <ef600e00 70>;
  240. local-mac-address = [000000000000];
  241. mal-device = <&MAL0>;
  242. mal-tx-channel = <0>;
  243. mal-rx-channel = <0>;
  244. cell-index = <0>;
  245. max-frame-size = <2328>;
  246. rx-fifo-size = <1000>;
  247. tx-fifo-size = <800>;
  248. phy-mode = "rgmii";
  249. phy-map = <00000000>;
  250. zmii-device = <&ZMII0>;
  251. zmii-channel = <0>;
  252. rgmii-device = <&RGMII0>;
  253. rgmii-channel = <0>;
  254. has-inverted-stacr-oc;
  255. has-new-stacr-staopc;
  256. };
  257. EMAC1: ethernet@ef600f00 {
  258. device_type = "network";
  259. compatible = "ibm,emac-440grx", "ibm,emac-440epx", "ibm,emac4";
  260. interrupt-parent = <&EMAC1>;
  261. interrupts = <0 1>;
  262. #interrupt-cells = <1>;
  263. #address-cells = <0>;
  264. #size-cells = <0>;
  265. interrupt-map = </*Status*/ 0 &UIC0 19 4
  266. /*Wake*/ 1 &UIC1 1f 4>;
  267. reg = <ef600f00 70>;
  268. local-mac-address = [000000000000];
  269. mal-device = <&MAL0>;
  270. mal-tx-channel = <1>;
  271. mal-rx-channel = <1>;
  272. cell-index = <1>;
  273. max-frame-size = <2328>;
  274. rx-fifo-size = <1000>;
  275. tx-fifo-size = <800>;
  276. phy-mode = "rgmii";
  277. phy-map = <00000000>;
  278. zmii-device = <&ZMII0>;
  279. zmii-channel = <1>;
  280. rgmii-device = <&RGMII0>;
  281. rgmii-channel = <1>;
  282. has-inverted-stacr-oc;
  283. has-new-stacr-staopc;
  284. };
  285. };
  286. PCI0: pci@1ec000000 {
  287. device_type = "pci";
  288. #interrupt-cells = <1>;
  289. #size-cells = <2>;
  290. #address-cells = <3>;
  291. compatible = "ibm,plb440grx-pci", "ibm,plb-pci";
  292. primary;
  293. reg = <1 eec00000 8 /* Config space access */
  294. 1 eed00000 4 /* IACK */
  295. 1 eed00000 4 /* Special cycle */
  296. 1 ef400000 40>; /* Internal registers */
  297. /* Outbound ranges, one memory and one IO,
  298. * later cannot be changed. Chip supports a second
  299. * IO range but we don't use it for now
  300. */
  301. ranges = <02000000 0 80000000 1 80000000 0 10000000
  302. 01000000 0 00000000 1 e8000000 0 00100000>;
  303. /* Inbound 2GB range starting at 0 */
  304. dma-ranges = <42000000 0 0 0 0 0 80000000>;
  305. /* All PCI interrupts are routed to IRQ 67 */
  306. interrupt-map-mask = <0000 0 0 0>;
  307. interrupt-map = < 0000 0 0 0 &UIC2 3 8 >;
  308. };
  309. };
  310. chosen {
  311. linux,stdout-path = "/plb/opb/serial@ef600300";
  312. bootargs = "console=ttyS0,115200";
  313. };
  314. };