mpc7448hpc2.dts 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193
  1. /*
  2. * MPC7448HPC2 (Taiga) board Device Tree Source
  3. *
  4. * Copyright 2006, 2008 Freescale Semiconductor Inc.
  5. * 2006 Roy Zang <Roy Zang at freescale.com>.
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms of the GNU General Public License as published by the
  9. * Free Software Foundation; either version 2 of the License, or (at your
  10. * option) any later version.
  11. */
  12. /dts-v1/;
  13. / {
  14. model = "mpc7448hpc2";
  15. compatible = "mpc74xx";
  16. #address-cells = <1>;
  17. #size-cells = <1>;
  18. cpus {
  19. #address-cells = <1>;
  20. #size-cells =<0>;
  21. PowerPC,7448@0 {
  22. device_type = "cpu";
  23. reg = <0x0>;
  24. d-cache-line-size = <32>; // 32 bytes
  25. i-cache-line-size = <32>; // 32 bytes
  26. d-cache-size = <0x8000>; // L1, 32K bytes
  27. i-cache-size = <0x8000>; // L1, 32K bytes
  28. timebase-frequency = <0>; // 33 MHz, from uboot
  29. clock-frequency = <0>; // From U-Boot
  30. bus-frequency = <0>; // From U-Boot
  31. };
  32. };
  33. memory {
  34. device_type = "memory";
  35. reg = <0x0 0x20000000 // DDR2 512M at 0
  36. >;
  37. };
  38. tsi108@c0000000 {
  39. #address-cells = <1>;
  40. #size-cells = <1>;
  41. device_type = "tsi-bridge";
  42. ranges = <0x0 0xc0000000 0x10000>;
  43. reg = <0xc0000000 0x10000>;
  44. bus-frequency = <0>;
  45. i2c@7000 {
  46. interrupt-parent = <&mpic>;
  47. interrupts = <14 0>;
  48. reg = <0x7000 0x400>;
  49. device_type = "i2c";
  50. compatible = "tsi108-i2c";
  51. };
  52. MDIO: mdio@6000 {
  53. device_type = "mdio";
  54. compatible = "tsi108-mdio";
  55. reg = <0x6000 0x50>;
  56. #address-cells = <1>;
  57. #size-cells = <0>;
  58. phy8: ethernet-phy@8 {
  59. interrupt-parent = <&mpic>;
  60. interrupts = <2 1>;
  61. reg = <0x8>;
  62. };
  63. phy9: ethernet-phy@9 {
  64. interrupt-parent = <&mpic>;
  65. interrupts = <2 1>;
  66. reg = <0x9>;
  67. };
  68. };
  69. ethernet@6200 {
  70. linux,network-index = <0>;
  71. #size-cells = <0>;
  72. device_type = "network";
  73. compatible = "tsi108-ethernet";
  74. reg = <0x6000 0x200>;
  75. address = [ 00 06 D2 00 00 01 ];
  76. interrupts = <16 2>;
  77. interrupt-parent = <&mpic>;
  78. mdio-handle = <&MDIO>;
  79. phy-handle = <&phy8>;
  80. };
  81. ethernet@6600 {
  82. linux,network-index = <1>;
  83. #address-cells = <1>;
  84. #size-cells = <0>;
  85. device_type = "network";
  86. compatible = "tsi108-ethernet";
  87. reg = <0x6400 0x200>;
  88. address = [ 00 06 D2 00 00 02 ];
  89. interrupts = <17 2>;
  90. interrupt-parent = <&mpic>;
  91. mdio-handle = <&MDIO>;
  92. phy-handle = <&phy9>;
  93. };
  94. serial@7808 {
  95. device_type = "serial";
  96. compatible = "ns16550";
  97. reg = <0x7808 0x200>;
  98. clock-frequency = <1064000000>;
  99. interrupts = <12 0>;
  100. interrupt-parent = <&mpic>;
  101. };
  102. serial@7c08 {
  103. device_type = "serial";
  104. compatible = "ns16550";
  105. reg = <0x7c08 0x200>;
  106. clock-frequency = <1064000000>;
  107. interrupts = <13 0>;
  108. interrupt-parent = <&mpic>;
  109. };
  110. mpic: pic@7400 {
  111. clock-frequency = <0>;
  112. interrupt-controller;
  113. #address-cells = <0>;
  114. #interrupt-cells = <2>;
  115. reg = <0x7400 0x400>;
  116. compatible = "chrp,open-pic";
  117. device_type = "open-pic";
  118. big-endian;
  119. };
  120. pci@1000 {
  121. compatible = "tsi108-pci";
  122. device_type = "pci";
  123. #interrupt-cells = <1>;
  124. #size-cells = <2>;
  125. #address-cells = <3>;
  126. reg = <0x1000 0x1000>;
  127. bus-range = <0 0>;
  128. ranges = <0x2000000 0x0 0xe0000000 0xe0000000 0x0 0x1a000000
  129. 0x1000000 0x0 0x0 0xfa000000 0x0 0x10000>;
  130. clock-frequency = <133333332>;
  131. interrupt-parent = <&mpic>;
  132. interrupts = <23 2>;
  133. interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
  134. interrupt-map = <
  135. /* IDSEL 0x11 */
  136. 0x800 0x0 0x0 0x1 &RT0 0x24 0x0
  137. 0x800 0x0 0x0 0x2 &RT0 0x25 0x0
  138. 0x800 0x0 0x0 0x3 &RT0 0x26 0x0
  139. 0x800 0x0 0x0 0x4 &RT0 0x27 0x0
  140. /* IDSEL 0x12 */
  141. 0x1000 0x0 0x0 0x1 &RT0 0x25 0x0
  142. 0x1000 0x0 0x0 0x2 &RT0 0x26 0x0
  143. 0x1000 0x0 0x0 0x3 &RT0 0x27 0x0
  144. 0x1000 0x0 0x0 0x4 &RT0 0x24 0x0
  145. /* IDSEL 0x13 */
  146. 0x1800 0x0 0x0 0x1 &RT0 0x26 0x0
  147. 0x1800 0x0 0x0 0x2 &RT0 0x27 0x0
  148. 0x1800 0x0 0x0 0x3 &RT0 0x24 0x0
  149. 0x1800 0x0 0x0 0x4 &RT0 0x25 0x0
  150. /* IDSEL 0x14 */
  151. 0x2000 0x0 0x0 0x1 &RT0 0x27 0x0
  152. 0x2000 0x0 0x0 0x2 &RT0 0x24 0x0
  153. 0x2000 0x0 0x0 0x3 &RT0 0x25 0x0
  154. 0x2000 0x0 0x0 0x4 &RT0 0x26 0x0
  155. >;
  156. RT0: router@1180 {
  157. clock-frequency = <0>;
  158. interrupt-controller;
  159. device_type = "pic-router";
  160. #address-cells = <0>;
  161. #interrupt-cells = <2>;
  162. big-endian;
  163. interrupts = <23 2>;
  164. interrupt-parent = <&mpic>;
  165. };
  166. };
  167. };
  168. chosen {
  169. linux,stdout-path = "/tsi108@c0000000/serial@7808";
  170. };
  171. };