hardware.h 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102
  1. /*
  2. * arch/arm/mach-at91/include/mach/hardware.h
  3. *
  4. * Copyright (C) 2003 SAN People
  5. * Copyright (C) 2003 ATMEL
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; either version 2 of the License, or
  10. * (at your option) any later version.
  11. *
  12. */
  13. #ifndef __ASM_ARCH_HARDWARE_H
  14. #define __ASM_ARCH_HARDWARE_H
  15. #include <asm/sizes.h>
  16. #if defined(CONFIG_ARCH_AT91RM9200)
  17. #include <mach/at91rm9200.h>
  18. #elif defined(CONFIG_ARCH_AT91SAM9260) || defined(CONFIG_ARCH_AT91SAM9G20)
  19. #include <mach/at91sam9260.h>
  20. #elif defined(CONFIG_ARCH_AT91SAM9261) || defined(CONFIG_ARCH_AT91SAM9G10)
  21. #include <mach/at91sam9261.h>
  22. #elif defined(CONFIG_ARCH_AT91SAM9263)
  23. #include <mach/at91sam9263.h>
  24. #elif defined(CONFIG_ARCH_AT91SAM9RL)
  25. #include <mach/at91sam9rl.h>
  26. #elif defined(CONFIG_ARCH_AT91SAM9G45)
  27. #include <mach/at91sam9g45.h>
  28. #elif defined(CONFIG_ARCH_AT91CAP9)
  29. #include <mach/at91cap9.h>
  30. #elif defined(CONFIG_ARCH_AT91X40)
  31. #include <mach/at91x40.h>
  32. #elif defined(CONFIG_ARCH_AT572D940HF)
  33. #include <mach/at572d940hf.h>
  34. #else
  35. #error "Unsupported AT91 processor"
  36. #endif
  37. /*
  38. * Peripheral identifiers/interrupts.
  39. */
  40. #define AT91_ID_FIQ 0 /* Advanced Interrupt Controller (FIQ) */
  41. #define AT91_ID_SYS 1 /* System Peripherals */
  42. #ifdef CONFIG_MMU
  43. /*
  44. * Remap the peripherals from address 0xFFF78000 .. 0xFFFFFFFF
  45. * to 0xFEF78000 .. 0xFF000000. (544Kb)
  46. */
  47. #define AT91_IO_PHYS_BASE 0xFFF78000
  48. #define AT91_IO_VIRT_BASE (0xFF000000 - AT91_IO_SIZE)
  49. #else
  50. /*
  51. * Identity mapping for the non MMU case.
  52. */
  53. #define AT91_IO_PHYS_BASE AT91_BASE_SYS
  54. #define AT91_IO_VIRT_BASE AT91_IO_PHYS_BASE
  55. #endif
  56. #define AT91_IO_SIZE (0xFFFFFFFF - AT91_IO_PHYS_BASE + 1)
  57. /* Convert a physical IO address to virtual IO address */
  58. #define AT91_IO_P2V(x) ((x) - AT91_IO_PHYS_BASE + AT91_IO_VIRT_BASE)
  59. /*
  60. * Virtual to Physical Address mapping for IO devices.
  61. */
  62. #define AT91_VA_BASE_SYS AT91_IO_P2V(AT91_BASE_SYS)
  63. #define AT91_VA_BASE_EMAC AT91_IO_P2V(AT91RM9200_BASE_EMAC)
  64. /* Internal SRAM is mapped below the IO devices */
  65. #define AT91_SRAM_MAX SZ_1M
  66. #define AT91_VIRT_BASE (AT91_IO_VIRT_BASE - AT91_SRAM_MAX)
  67. /* Serial ports */
  68. #define ATMEL_MAX_UART 7 /* 6 USART3's and one DBGU port (SAM9260) */
  69. /* External Memory Map */
  70. #define AT91_CHIPSELECT_0 0x10000000
  71. #define AT91_CHIPSELECT_1 0x20000000
  72. #define AT91_CHIPSELECT_2 0x30000000
  73. #define AT91_CHIPSELECT_3 0x40000000
  74. #define AT91_CHIPSELECT_4 0x50000000
  75. #define AT91_CHIPSELECT_5 0x60000000
  76. #define AT91_CHIPSELECT_6 0x70000000
  77. #define AT91_CHIPSELECT_7 0x80000000
  78. /* SDRAM */
  79. #ifdef CONFIG_DRAM_BASE
  80. #define AT91_SDRAM_BASE CONFIG_DRAM_BASE
  81. #else
  82. #define AT91_SDRAM_BASE AT91_CHIPSELECT_1
  83. #endif
  84. /* Clocks */
  85. #define AT91_SLOW_CLOCK 32768 /* slow clock */
  86. #endif