omap3-n900.dts 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505
  1. /*
  2. * Copyright (C) 2013 Pavel Machek <pavel@ucw.cz>
  3. * Copyright 2013 Aaro Koskinen <aaro.koskinen@iki.fi>
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 (or later) as
  7. * published by the Free Software Foundation.
  8. */
  9. /dts-v1/;
  10. #include "omap34xx.dtsi"
  11. / {
  12. model = "Nokia N900";
  13. compatible = "nokia,omap3-n900", "ti,omap3";
  14. cpus {
  15. cpu@0 {
  16. cpu0-supply = <&vcc>;
  17. };
  18. };
  19. memory {
  20. device_type = "memory";
  21. reg = <0x80000000 0x10000000>; /* 256 MB */
  22. };
  23. gpio_keys {
  24. compatible = "gpio-keys";
  25. camera_lens_cover {
  26. label = "Camera Lens Cover";
  27. gpios = <&gpio4 14 GPIO_ACTIVE_LOW>; /* 110 */
  28. linux,input-type = <5>; /* EV_SW */
  29. linux,code = <0x09>; /* SW_CAMERA_LENS_COVER */
  30. gpio-key,wakeup;
  31. };
  32. camera_focus {
  33. label = "Camera Focus";
  34. gpios = <&gpio3 4 GPIO_ACTIVE_LOW>; /* 68 */
  35. linux,code = <0x210>; /* KEY_CAMERA_FOCUS */
  36. gpio-key,wakeup;
  37. };
  38. camera_capture {
  39. label = "Camera Capture";
  40. gpios = <&gpio3 5 GPIO_ACTIVE_LOW>; /* 69 */
  41. linux,code = <0xd4>; /* KEY_CAMERA */
  42. gpio-key,wakeup;
  43. };
  44. lock_button {
  45. label = "Lock Button";
  46. gpios = <&gpio4 17 GPIO_ACTIVE_LOW>; /* 113 */
  47. linux,code = <0x98>; /* KEY_SCREENLOCK */
  48. gpio-key,wakeup;
  49. };
  50. keypad_slide {
  51. label = "Keypad Slide";
  52. gpios = <&gpio3 7 GPIO_ACTIVE_LOW>; /* 71 */
  53. linux,input-type = <5>; /* EV_SW */
  54. linux,code = <0x0a>; /* SW_KEYPAD_SLIDE */
  55. gpio-key,wakeup;
  56. };
  57. proximity_sensor {
  58. label = "Proximity Sensor";
  59. gpios = <&gpio3 25 GPIO_ACTIVE_HIGH>; /* 89 */
  60. linux,input-type = <5>; /* EV_SW */
  61. linux,code = <0x0b>; /* SW_FRONT_PROXIMITY */
  62. };
  63. };
  64. };
  65. &omap3_pmx_core {
  66. pinctrl-names = "default";
  67. uart2_pins: pinmux_uart2_pins {
  68. pinctrl-single,pins = <
  69. 0x14a (PIN_INPUT | MUX_MODE0) /* uart2_rx */
  70. 0x148 (PIN_OUTPUT | MUX_MODE0) /* uart2_tx */
  71. >;
  72. };
  73. uart3_pins: pinmux_uart3_pins {
  74. pinctrl-single,pins = <
  75. 0x16e (PIN_INPUT | MUX_MODE0) /* uart3_rx */
  76. 0x170 (PIN_OUTPUT | MUX_MODE0) /* uart3_tx */
  77. >;
  78. };
  79. i2c1_pins: pinmux_i2c1_pins {
  80. pinctrl-single,pins = <
  81. 0x18a (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c1_scl */
  82. 0x18c (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c1_sda */
  83. >;
  84. };
  85. i2c2_pins: pinmux_i2c2_pins {
  86. pinctrl-single,pins = <
  87. 0x18e (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c2_scl */
  88. 0x190 (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c2_sda */
  89. >;
  90. };
  91. i2c3_pins: pinmux_i2c3_pins {
  92. pinctrl-single,pins = <
  93. 0x192 (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c3_scl */
  94. 0x194 (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c3_sda */
  95. >;
  96. };
  97. mmc1_pins: pinmux_mmc1_pins {
  98. pinctrl-single,pins = <
  99. 0x114 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_clk */
  100. 0x116 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_cmd */
  101. 0x118 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat0 */
  102. 0x11a (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat1 */
  103. 0x11c (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat2 */
  104. 0x11e (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat3 */
  105. >;
  106. };
  107. mmc2_pins: pinmux_mmc2_pins {
  108. pinctrl-single,pins = <
  109. 0x128 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_clk */
  110. 0x12a (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_cmd */
  111. 0x12c (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat0 */
  112. 0x12e (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat1 */
  113. 0x130 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat2 */
  114. 0x132 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat3 */
  115. 0x134 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat4 */
  116. 0x136 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat5 */
  117. 0x138 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat6 */
  118. 0x13a (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat7 */
  119. >;
  120. };
  121. display_pins: pinmux_display_pins {
  122. pinctrl-single,pins = <
  123. 0x0d4 (PIN_OUTPUT | MUX_MODE4) /* RX51_LCD_RESET_GPIO */
  124. >;
  125. };
  126. };
  127. &i2c1 {
  128. pinctrl-names = "default";
  129. pinctrl-0 = <&i2c1_pins>;
  130. clock-frequency = <2200000>;
  131. twl: twl@48 {
  132. reg = <0x48>;
  133. interrupts = <7>; /* SYS_NIRQ cascaded to intc */
  134. interrupt-parent = <&intc>;
  135. };
  136. };
  137. #include "twl4030.dtsi"
  138. #include "twl4030_omap3.dtsi"
  139. &vaux1 {
  140. regulator-name = "V28";
  141. regulator-min-microvolt = <2800000>;
  142. regulator-max-microvolt = <2800000>;
  143. regulator-always-on; /* due battery cover sensor */
  144. };
  145. &vaux2 {
  146. regulator-name = "VCSI";
  147. regulator-min-microvolt = <1800000>;
  148. regulator-max-microvolt = <1800000>;
  149. };
  150. &vaux3 {
  151. regulator-name = "VMMC2_30";
  152. regulator-min-microvolt = <2800000>;
  153. regulator-max-microvolt = <3000000>;
  154. };
  155. &vaux4 {
  156. regulator-name = "VCAM_ANA_28";
  157. regulator-min-microvolt = <2800000>;
  158. regulator-max-microvolt = <2800000>;
  159. };
  160. &vmmc1 {
  161. regulator-name = "VMMC1";
  162. regulator-min-microvolt = <1850000>;
  163. regulator-max-microvolt = <3150000>;
  164. };
  165. &vmmc2 {
  166. regulator-name = "V28_A";
  167. regulator-min-microvolt = <2800000>;
  168. regulator-max-microvolt = <3000000>;
  169. regulator-always-on; /* due VIO leak to AIC34 VDDs */
  170. };
  171. &vpll1 {
  172. regulator-name = "VPLL";
  173. regulator-min-microvolt = <1800000>;
  174. regulator-max-microvolt = <1800000>;
  175. regulator-always-on;
  176. };
  177. &vpll2 {
  178. regulator-name = "VSDI_CSI";
  179. regulator-min-microvolt = <1800000>;
  180. regulator-max-microvolt = <1800000>;
  181. regulator-always-on;
  182. };
  183. &vsim {
  184. regulator-name = "VMMC2_IO_18";
  185. regulator-min-microvolt = <1800000>;
  186. regulator-max-microvolt = <1800000>;
  187. };
  188. &vio {
  189. regulator-name = "VIO";
  190. regulator-min-microvolt = <1800000>;
  191. regulator-max-microvolt = <1800000>;
  192. };
  193. &vintana1 {
  194. regulator-name = "VINTANA1";
  195. /* fixed to 1500000 */
  196. regulator-always-on;
  197. };
  198. &vintana2 {
  199. regulator-name = "VINTANA2";
  200. regulator-min-microvolt = <2750000>;
  201. regulator-max-microvolt = <2750000>;
  202. regulator-always-on;
  203. };
  204. &vintdig {
  205. regulator-name = "VINTDIG";
  206. /* fixed to 1500000 */
  207. regulator-always-on;
  208. };
  209. &twl {
  210. twl_audio: audio {
  211. compatible = "ti,twl4030-audio";
  212. ti,enable-vibra = <1>;
  213. };
  214. };
  215. &twl_gpio {
  216. ti,pullups = <0x0>;
  217. ti,pulldowns = <0x03ff3f>; /* BIT(0..5) | BIT(8..17) */
  218. };
  219. &i2c2 {
  220. pinctrl-names = "default";
  221. pinctrl-0 = <&i2c2_pins>;
  222. clock-frequency = <100000>;
  223. tlv320aic3x: tlv320aic3x@18 {
  224. compatible = "ti,tlv320aic3x";
  225. reg = <0x18>;
  226. gpio-reset = <&gpio2 28 GPIO_ACTIVE_HIGH>; /* 60 */
  227. ai3x-gpio-func = <
  228. 0 /* AIC3X_GPIO1_FUNC_DISABLED */
  229. 5 /* AIC3X_GPIO2_FUNC_DIGITAL_MIC_INPUT */
  230. >;
  231. AVDD-supply = <&vmmc2>;
  232. DRVDD-supply = <&vmmc2>;
  233. IOVDD-supply = <&vio>;
  234. DVDD-supply = <&vio>;
  235. };
  236. tlv320aic3x_aux: tlv320aic3x@19 {
  237. compatible = "ti,tlv320aic3x";
  238. reg = <0x19>;
  239. gpio-reset = <&gpio2 28 GPIO_ACTIVE_HIGH>; /* 60 */
  240. AVDD-supply = <&vmmc2>;
  241. DRVDD-supply = <&vmmc2>;
  242. IOVDD-supply = <&vio>;
  243. DVDD-supply = <&vio>;
  244. };
  245. lp5523: lp5523@32 {
  246. compatible = "national,lp5523";
  247. reg = <0x32>;
  248. clock-mode = /bits/ 8 <0>; /* LP55XX_CLOCK_AUTO */
  249. enable-gpio = <&gpio2 9 GPIO_ACTIVE_HIGH>; /* 41 */
  250. chan0 {
  251. chan-name = "lp5523:kb1";
  252. led-cur = /bits/ 8 <50>;
  253. max-cur = /bits/ 8 <100>;
  254. };
  255. chan1 {
  256. chan-name = "lp5523:kb2";
  257. led-cur = /bits/ 8 <50>;
  258. max-cur = /bits/ 8 <100>;
  259. };
  260. chan2 {
  261. chan-name = "lp5523:kb3";
  262. led-cur = /bits/ 8 <50>;
  263. max-cur = /bits/ 8 <100>;
  264. };
  265. chan3 {
  266. chan-name = "lp5523:kb4";
  267. led-cur = /bits/ 8 <50>;
  268. max-cur = /bits/ 8 <100>;
  269. };
  270. chan4 {
  271. chan-name = "lp5523:b";
  272. led-cur = /bits/ 8 <50>;
  273. max-cur = /bits/ 8 <100>;
  274. };
  275. chan5 {
  276. chan-name = "lp5523:g";
  277. led-cur = /bits/ 8 <50>;
  278. max-cur = /bits/ 8 <100>;
  279. };
  280. chan6 {
  281. chan-name = "lp5523:r";
  282. led-cur = /bits/ 8 <50>;
  283. max-cur = /bits/ 8 <100>;
  284. };
  285. chan7 {
  286. chan-name = "lp5523:kb5";
  287. led-cur = /bits/ 8 <50>;
  288. max-cur = /bits/ 8 <100>;
  289. };
  290. chan8 {
  291. chan-name = "lp5523:kb6";
  292. led-cur = /bits/ 8 <50>;
  293. max-cur = /bits/ 8 <100>;
  294. };
  295. };
  296. bq27200: bq27200@55 {
  297. compatible = "ti,bq27200";
  298. reg = <0x55>;
  299. };
  300. };
  301. &i2c3 {
  302. pinctrl-names = "default";
  303. pinctrl-0 = <&i2c3_pins>;
  304. clock-frequency = <400000>;
  305. };
  306. &mmc1 {
  307. pinctrl-names = "default";
  308. pinctrl-0 = <&mmc1_pins>;
  309. vmmc-supply = <&vmmc1>;
  310. bus-width = <4>;
  311. cd-gpios = <&gpio6 0 GPIO_ACTIVE_HIGH>; /* 160 */
  312. };
  313. /* most boards use vaux3, only some old versions use vmmc2 instead */
  314. &mmc2 {
  315. pinctrl-names = "default";
  316. pinctrl-0 = <&mmc2_pins>;
  317. vmmc-supply = <&vaux3>;
  318. vmmc_aux-supply = <&vsim>;
  319. bus-width = <8>;
  320. non-removable;
  321. };
  322. &mmc3 {
  323. status = "disabled";
  324. };
  325. &gpmc {
  326. ranges = <0 0 0x04000000 0x10000000>; /* 256MB */
  327. /* gpio-irq for dma: 65 */
  328. onenand@0,0 {
  329. #address-cells = <1>;
  330. #size-cells = <1>;
  331. reg = <0 0 0x10000000>;
  332. gpmc,sync-read;
  333. gpmc,sync-write;
  334. gpmc,burst-length = <16>;
  335. gpmc,burst-read;
  336. gpmc,burst-wrap;
  337. gpmc,burst-write;
  338. gpmc,device-width = <2>; /* GPMC_DEVWIDTH_16BIT */
  339. gpmc,mux-add-data = <2>; /* GPMC_MUX_AD */
  340. gpmc,cs-on-ns = <0>;
  341. gpmc,cs-rd-off-ns = <87>;
  342. gpmc,cs-wr-off-ns = <87>;
  343. gpmc,adv-on-ns = <0>;
  344. gpmc,adv-rd-off-ns = <10>;
  345. gpmc,adv-wr-off-ns = <10>;
  346. gpmc,oe-on-ns = <15>;
  347. gpmc,oe-off-ns = <87>;
  348. gpmc,we-on-ns = <0>;
  349. gpmc,we-off-ns = <87>;
  350. gpmc,rd-cycle-ns = <112>;
  351. gpmc,wr-cycle-ns = <112>;
  352. gpmc,access-ns = <81>;
  353. gpmc,page-burst-access-ns = <15>;
  354. gpmc,bus-turnaround-ns = <0>;
  355. gpmc,cycle2cycle-delay-ns = <0>;
  356. gpmc,wait-monitoring-ns = <0>;
  357. gpmc,clk-activation-ns = <5>;
  358. gpmc,wr-data-mux-bus-ns = <30>;
  359. gpmc,wr-access-ns = <81>;
  360. gpmc,sync-clk-ps = <15000>;
  361. /*
  362. * MTD partition table corresponding to Nokia's
  363. * Maemo 5 (Fremantle) release.
  364. */
  365. partition@0 {
  366. label = "bootloader";
  367. reg = <0x00000000 0x00020000>;
  368. read-only;
  369. };
  370. partition@1 {
  371. label = "config";
  372. reg = <0x00020000 0x00060000>;
  373. };
  374. partition@2 {
  375. label = "log";
  376. reg = <0x00080000 0x00040000>;
  377. };
  378. partition@3 {
  379. label = "kernel";
  380. reg = <0x000c0000 0x00200000>;
  381. };
  382. partition@4 {
  383. label = "initfs";
  384. reg = <0x002c0000 0x00200000>;
  385. };
  386. partition@5 {
  387. label = "rootfs";
  388. reg = <0x004c0000 0x0fb40000>;
  389. };
  390. };
  391. };
  392. &mcspi1 {
  393. /*
  394. * For some reason, touchscreen is necessary for screen to work at
  395. * all on real hw. It works well without it on emulator.
  396. *
  397. * Also... order in the device tree actually matters here.
  398. */
  399. tsc2005@0 {
  400. compatible = "tsc2005";
  401. spi-max-frequency = <6000000>;
  402. reg = <0>;
  403. };
  404. mipid@2 {
  405. compatible = "acx565akm";
  406. spi-max-frequency = <6000000>;
  407. reg = <2>;
  408. pinctrl-names = "default";
  409. pinctrl-0 = <&display_pins>;
  410. };
  411. };
  412. &usb_otg_hs {
  413. interface-type = <0>;
  414. usb-phy = <&usb2_phy>;
  415. phys = <&usb2_phy>;
  416. phy-names = "usb2-phy";
  417. mode = <2>;
  418. power = <50>;
  419. };
  420. &uart1 {
  421. status = "disabled";
  422. };
  423. &uart2 {
  424. pinctrl-names = "default";
  425. pinctrl-0 = <&uart2_pins>;
  426. };
  427. &uart3 {
  428. pinctrl-names = "default";
  429. pinctrl-0 = <&uart3_pins>;
  430. };