r8a73a4.dtsi 5.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230
  1. /*
  2. * Device Tree Source for the r8a73a4 SoC
  3. *
  4. * Copyright (C) 2013 Renesas Solutions Corp.
  5. * Copyright (C) 2013 Magnus Damm
  6. *
  7. * This file is licensed under the terms of the GNU General Public License
  8. * version 2. This program is licensed "as is" without any warranty of any
  9. * kind, whether express or implied.
  10. */
  11. / {
  12. compatible = "renesas,r8a73a4";
  13. interrupt-parent = <&gic>;
  14. #address-cells = <2>;
  15. #size-cells = <2>;
  16. cpus {
  17. #address-cells = <1>;
  18. #size-cells = <0>;
  19. cpu0: cpu@0 {
  20. device_type = "cpu";
  21. compatible = "arm,cortex-a15";
  22. reg = <0>;
  23. clock-frequency = <1500000000>;
  24. };
  25. };
  26. gic: interrupt-controller@f1001000 {
  27. compatible = "arm,cortex-a15-gic";
  28. #interrupt-cells = <3>;
  29. #address-cells = <0>;
  30. interrupt-controller;
  31. reg = <0 0xf1001000 0 0x1000>,
  32. <0 0xf1002000 0 0x1000>,
  33. <0 0xf1004000 0 0x2000>,
  34. <0 0xf1006000 0 0x2000>;
  35. interrupts = <1 9 0xf04>;
  36. };
  37. timer {
  38. compatible = "arm,armv7-timer";
  39. interrupts = <1 13 0xf08>,
  40. <1 14 0xf08>,
  41. <1 11 0xf08>,
  42. <1 10 0xf08>;
  43. };
  44. irqc0: interrupt-controller@e61c0000 {
  45. compatible = "renesas,irqc";
  46. #interrupt-cells = <2>;
  47. interrupt-controller;
  48. reg = <0 0xe61c0000 0 0x200>;
  49. interrupt-parent = <&gic>;
  50. interrupts = <0 0 4>, <0 1 4>, <0 2 4>, <0 3 4>,
  51. <0 4 4>, <0 5 4>, <0 6 4>, <0 7 4>,
  52. <0 8 4>, <0 9 4>, <0 10 4>, <0 11 4>,
  53. <0 12 4>, <0 13 4>, <0 14 4>, <0 15 4>,
  54. <0 16 4>, <0 17 4>, <0 18 4>, <0 19 4>,
  55. <0 20 4>, <0 21 4>, <0 22 4>, <0 23 4>,
  56. <0 24 4>, <0 25 4>, <0 26 4>, <0 27 4>,
  57. <0 28 4>, <0 29 4>, <0 30 4>, <0 31 4>;
  58. };
  59. irqc1: interrupt-controller@e61c0200 {
  60. compatible = "renesas,irqc";
  61. #interrupt-cells = <2>;
  62. interrupt-controller;
  63. reg = <0 0xe61c0200 0 0x200>;
  64. interrupt-parent = <&gic>;
  65. interrupts = <0 32 4>, <0 33 4>, <0 34 4>, <0 35 4>,
  66. <0 36 4>, <0 37 4>, <0 38 4>, <0 39 4>,
  67. <0 40 4>, <0 41 4>, <0 42 4>, <0 43 4>,
  68. <0 44 4>, <0 45 4>, <0 46 4>, <0 47 4>,
  69. <0 48 4>, <0 49 4>, <0 50 4>, <0 51 4>,
  70. <0 52 4>, <0 53 4>, <0 54 4>, <0 55 4>,
  71. <0 56 4>, <0 57 4>;
  72. };
  73. thermal@e61f0000 {
  74. compatible = "renesas,rcar-thermal";
  75. reg = <0 0xe61f0000 0 0x14>, <0 0xe61f0100 0 0x38>,
  76. <0 0xe61f0200 0 0x38>, <0 0xe61f0300 0 0x38>;
  77. interrupt-parent = <&gic>;
  78. interrupts = <0 69 4>;
  79. };
  80. i2c0: i2c@e6500000 {
  81. #address-cells = <1>;
  82. #size-cells = <0>;
  83. compatible = "renesas,rmobile-iic";
  84. reg = <0 0xe6500000 0 0x428>;
  85. interrupt-parent = <&gic>;
  86. interrupts = <0 174 0x4>;
  87. status = "disabled";
  88. };
  89. i2c1: i2c@e6510000 {
  90. #address-cells = <1>;
  91. #size-cells = <0>;
  92. compatible = "renesas,rmobile-iic";
  93. reg = <0 0xe6510000 0 0x428>;
  94. interrupt-parent = <&gic>;
  95. interrupts = <0 175 0x4>;
  96. status = "disabled";
  97. };
  98. i2c2: i2c@e6520000 {
  99. #address-cells = <1>;
  100. #size-cells = <0>;
  101. compatible = "renesas,rmobile-iic";
  102. reg = <0 0xe6520000 0 0x428>;
  103. interrupt-parent = <&gic>;
  104. interrupts = <0 176 0x4>;
  105. status = "disabled";
  106. };
  107. i2c3: i2c@e6530000 {
  108. #address-cells = <1>;
  109. #size-cells = <0>;
  110. compatible = "renesas,rmobile-iic";
  111. reg = <0 0xe6530000 0 0x428>;
  112. interrupt-parent = <&gic>;
  113. interrupts = <0 177 0x4>;
  114. status = "disabled";
  115. };
  116. i2c4: i2c@e6540000 {
  117. #address-cells = <1>;
  118. #size-cells = <0>;
  119. compatible = "renesas,rmobile-iic";
  120. reg = <0 0xe6540000 0 0x428>;
  121. interrupt-parent = <&gic>;
  122. interrupts = <0 178 0x4>;
  123. status = "disabled";
  124. };
  125. i2c5: i2c@e60b0000 {
  126. #address-cells = <1>;
  127. #size-cells = <0>;
  128. compatible = "renesas,rmobile-iic";
  129. reg = <0 0xe60b0000 0 0x428>;
  130. interrupt-parent = <&gic>;
  131. interrupts = <0 179 0x4>;
  132. status = "disabled";
  133. };
  134. i2c6: i2c@e6550000 {
  135. #address-cells = <1>;
  136. #size-cells = <0>;
  137. compatible = "renesas,rmobile-iic";
  138. reg = <0 0xe6550000 0 0x428>;
  139. interrupt-parent = <&gic>;
  140. interrupts = <0 184 0x4>;
  141. status = "disabled";
  142. };
  143. i2c7: i2c@e6560000 {
  144. #address-cells = <1>;
  145. #size-cells = <0>;
  146. compatible = "renesas,rmobile-iic";
  147. reg = <0 0xe6560000 0 0x428>;
  148. interrupt-parent = <&gic>;
  149. interrupts = <0 185 0x4>;
  150. status = "disabled";
  151. };
  152. i2c8: i2c@e6570000 {
  153. #address-cells = <1>;
  154. #size-cells = <0>;
  155. compatible = "renesas,rmobile-iic";
  156. reg = <0 0xe6570000 0 0x428>;
  157. interrupt-parent = <&gic>;
  158. interrupts = <0 173 0x4>;
  159. status = "disabled";
  160. };
  161. mmcif0: mmcif@ee200000 {
  162. compatible = "renesas,sh-mmcif";
  163. reg = <0 0xee200000 0 0x80>;
  164. interrupt-parent = <&gic>;
  165. interrupts = <0 169 0x4>;
  166. reg-io-width = <4>;
  167. status = "disabled";
  168. };
  169. mmcif1: mmcif@ee220000 {
  170. compatible = "renesas,sh-mmcif";
  171. reg = <0 0xee220000 0 0x80>;
  172. interrupt-parent = <&gic>;
  173. interrupts = <0 170 0x4>;
  174. reg-io-width = <4>;
  175. status = "disabled";
  176. };
  177. pfc: pfc@e6050000 {
  178. compatible = "renesas,pfc-r8a73a4";
  179. reg = <0 0xe6050000 0 0x9000>;
  180. gpio-controller;
  181. #gpio-cells = <2>;
  182. };
  183. sdhi0: sdhi@ee100000 {
  184. compatible = "renesas,r8a73a4-sdhi";
  185. reg = <0 0xee100000 0 0x100>;
  186. interrupt-parent = <&gic>;
  187. interrupts = <0 165 4>;
  188. cap-sd-highspeed;
  189. status = "disabled";
  190. };
  191. sdhi1: sdhi@ee120000 {
  192. compatible = "renesas,r8a73a4-sdhi";
  193. reg = <0 0xee120000 0 0x100>;
  194. interrupt-parent = <&gic>;
  195. interrupts = <0 166 4>;
  196. cap-sd-highspeed;
  197. status = "disabled";
  198. };
  199. sdhi2: sdhi@ee140000 {
  200. compatible = "renesas,r8a73a4-sdhi";
  201. reg = <0 0xee140000 0 0x100>;
  202. interrupt-parent = <&gic>;
  203. interrupts = <0 167 4>;
  204. cap-sd-highspeed;
  205. status = "disabled";
  206. };
  207. };