am33xx.dtsi 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790
  1. /*
  2. * Device Tree Source for AM33XX SoC
  3. *
  4. * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
  5. *
  6. * This file is licensed under the terms of the GNU General Public License
  7. * version 2. This program is licensed "as is" without any warranty of any
  8. * kind, whether express or implied.
  9. */
  10. #include <dt-bindings/gpio/gpio.h>
  11. #include <dt-bindings/pinctrl/am33xx.h>
  12. #include "skeleton.dtsi"
  13. / {
  14. compatible = "ti,am33xx";
  15. interrupt-parent = <&intc>;
  16. aliases {
  17. i2c0 = &i2c0;
  18. i2c1 = &i2c1;
  19. i2c2 = &i2c2;
  20. serial0 = &uart0;
  21. serial1 = &uart1;
  22. serial2 = &uart2;
  23. serial3 = &uart3;
  24. serial4 = &uart4;
  25. serial5 = &uart5;
  26. d_can0 = &dcan0;
  27. d_can1 = &dcan1;
  28. usb0 = &usb0;
  29. usb1 = &usb1;
  30. phy0 = &usb0_phy;
  31. phy1 = &usb1_phy;
  32. ethernet0 = &cpsw_emac0;
  33. ethernet1 = &cpsw_emac1;
  34. };
  35. cpus {
  36. #address-cells = <1>;
  37. #size-cells = <0>;
  38. cpu@0 {
  39. compatible = "arm,cortex-a8";
  40. device_type = "cpu";
  41. reg = <0>;
  42. /*
  43. * To consider voltage drop between PMIC and SoC,
  44. * tolerance value is reduced to 2% from 4% and
  45. * voltage value is increased as a precaution.
  46. */
  47. operating-points = <
  48. /* kHz uV */
  49. 720000 1285000
  50. 600000 1225000
  51. 500000 1125000
  52. 275000 1125000
  53. >;
  54. voltage-tolerance = <2>; /* 2 percentage */
  55. clock-latency = <300000>; /* From omap-cpufreq driver */
  56. };
  57. };
  58. pmu {
  59. compatible = "arm,cortex-a8-pmu";
  60. interrupts = <3>;
  61. };
  62. /*
  63. * The soc node represents the soc top level view. It is uses for IPs
  64. * that are not memory mapped in the MPU view or for the MPU itself.
  65. */
  66. soc {
  67. compatible = "ti,omap-infra";
  68. mpu {
  69. compatible = "ti,omap3-mpu";
  70. ti,hwmods = "mpu";
  71. };
  72. };
  73. am33xx_pinmux: pinmux@44e10800 {
  74. compatible = "pinctrl-single";
  75. reg = <0x44e10800 0x0238>;
  76. #address-cells = <1>;
  77. #size-cells = <0>;
  78. pinctrl-single,register-width = <32>;
  79. pinctrl-single,function-mask = <0x7f>;
  80. };
  81. /*
  82. * XXX: Use a flat representation of the AM33XX interconnect.
  83. * The real AM33XX interconnect network is quite complex.Since
  84. * that will not bring real advantage to represent that in DT
  85. * for the moment, just use a fake OCP bus entry to represent
  86. * the whole bus hierarchy.
  87. */
  88. ocp {
  89. compatible = "simple-bus";
  90. #address-cells = <1>;
  91. #size-cells = <1>;
  92. ranges;
  93. ti,hwmods = "l3_main";
  94. intc: interrupt-controller@48200000 {
  95. compatible = "ti,omap2-intc";
  96. interrupt-controller;
  97. #interrupt-cells = <1>;
  98. ti,intc-size = <128>;
  99. reg = <0x48200000 0x1000>;
  100. };
  101. edma: edma@49000000 {
  102. compatible = "ti,edma3";
  103. ti,hwmods = "tpcc", "tptc0", "tptc1", "tptc2";
  104. reg = <0x49000000 0x10000>,
  105. <0x44e10f90 0x10>;
  106. interrupts = <12 13 14>;
  107. #dma-cells = <1>;
  108. dma-channels = <64>;
  109. ti,edma-regions = <4>;
  110. ti,edma-slots = <256>;
  111. };
  112. gpio0: gpio@44e07000 {
  113. compatible = "ti,omap4-gpio";
  114. ti,hwmods = "gpio1";
  115. gpio-controller;
  116. #gpio-cells = <2>;
  117. interrupt-controller;
  118. #interrupt-cells = <2>;
  119. reg = <0x44e07000 0x1000>;
  120. interrupts = <96>;
  121. };
  122. gpio1: gpio@4804c000 {
  123. compatible = "ti,omap4-gpio";
  124. ti,hwmods = "gpio2";
  125. gpio-controller;
  126. #gpio-cells = <2>;
  127. interrupt-controller;
  128. #interrupt-cells = <2>;
  129. reg = <0x4804c000 0x1000>;
  130. interrupts = <98>;
  131. };
  132. gpio2: gpio@481ac000 {
  133. compatible = "ti,omap4-gpio";
  134. ti,hwmods = "gpio3";
  135. gpio-controller;
  136. #gpio-cells = <2>;
  137. interrupt-controller;
  138. #interrupt-cells = <2>;
  139. reg = <0x481ac000 0x1000>;
  140. interrupts = <32>;
  141. };
  142. gpio3: gpio@481ae000 {
  143. compatible = "ti,omap4-gpio";
  144. ti,hwmods = "gpio4";
  145. gpio-controller;
  146. #gpio-cells = <2>;
  147. interrupt-controller;
  148. #interrupt-cells = <2>;
  149. reg = <0x481ae000 0x1000>;
  150. interrupts = <62>;
  151. };
  152. uart0: serial@44e09000 {
  153. compatible = "ti,omap3-uart";
  154. ti,hwmods = "uart1";
  155. clock-frequency = <48000000>;
  156. reg = <0x44e09000 0x2000>;
  157. interrupts = <72>;
  158. status = "disabled";
  159. };
  160. uart1: serial@48022000 {
  161. compatible = "ti,omap3-uart";
  162. ti,hwmods = "uart2";
  163. clock-frequency = <48000000>;
  164. reg = <0x48022000 0x2000>;
  165. interrupts = <73>;
  166. status = "disabled";
  167. };
  168. uart2: serial@48024000 {
  169. compatible = "ti,omap3-uart";
  170. ti,hwmods = "uart3";
  171. clock-frequency = <48000000>;
  172. reg = <0x48024000 0x2000>;
  173. interrupts = <74>;
  174. status = "disabled";
  175. };
  176. uart3: serial@481a6000 {
  177. compatible = "ti,omap3-uart";
  178. ti,hwmods = "uart4";
  179. clock-frequency = <48000000>;
  180. reg = <0x481a6000 0x2000>;
  181. interrupts = <44>;
  182. status = "disabled";
  183. };
  184. uart4: serial@481a8000 {
  185. compatible = "ti,omap3-uart";
  186. ti,hwmods = "uart5";
  187. clock-frequency = <48000000>;
  188. reg = <0x481a8000 0x2000>;
  189. interrupts = <45>;
  190. status = "disabled";
  191. };
  192. uart5: serial@481aa000 {
  193. compatible = "ti,omap3-uart";
  194. ti,hwmods = "uart6";
  195. clock-frequency = <48000000>;
  196. reg = <0x481aa000 0x2000>;
  197. interrupts = <46>;
  198. status = "disabled";
  199. };
  200. i2c0: i2c@44e0b000 {
  201. compatible = "ti,omap4-i2c";
  202. #address-cells = <1>;
  203. #size-cells = <0>;
  204. ti,hwmods = "i2c1";
  205. reg = <0x44e0b000 0x1000>;
  206. interrupts = <70>;
  207. status = "disabled";
  208. };
  209. i2c1: i2c@4802a000 {
  210. compatible = "ti,omap4-i2c";
  211. #address-cells = <1>;
  212. #size-cells = <0>;
  213. ti,hwmods = "i2c2";
  214. reg = <0x4802a000 0x1000>;
  215. interrupts = <71>;
  216. status = "disabled";
  217. };
  218. i2c2: i2c@4819c000 {
  219. compatible = "ti,omap4-i2c";
  220. #address-cells = <1>;
  221. #size-cells = <0>;
  222. ti,hwmods = "i2c3";
  223. reg = <0x4819c000 0x1000>;
  224. interrupts = <30>;
  225. status = "disabled";
  226. };
  227. mmc1: mmc@48060000 {
  228. compatible = "ti,omap4-hsmmc";
  229. ti,hwmods = "mmc1";
  230. ti,dual-volt;
  231. ti,needs-special-reset;
  232. ti,needs-special-hs-handling;
  233. dmas = <&edma 24
  234. &edma 25>;
  235. dma-names = "tx", "rx";
  236. interrupts = <64>;
  237. interrupt-parent = <&intc>;
  238. reg = <0x48060000 0x1000>;
  239. status = "disabled";
  240. };
  241. mmc2: mmc@481d8000 {
  242. compatible = "ti,omap4-hsmmc";
  243. ti,hwmods = "mmc2";
  244. ti,needs-special-reset;
  245. dmas = <&edma 2
  246. &edma 3>;
  247. dma-names = "tx", "rx";
  248. interrupts = <28>;
  249. interrupt-parent = <&intc>;
  250. reg = <0x481d8000 0x1000>;
  251. status = "disabled";
  252. };
  253. mmc3: mmc@47810000 {
  254. compatible = "ti,omap4-hsmmc";
  255. ti,hwmods = "mmc3";
  256. ti,needs-special-reset;
  257. interrupts = <29>;
  258. interrupt-parent = <&intc>;
  259. reg = <0x47810000 0x1000>;
  260. status = "disabled";
  261. };
  262. hwspinlock: spinlock@480ca000 {
  263. compatible = "ti,omap4-hwspinlock";
  264. reg = <0x480ca000 0x1000>;
  265. ti,hwmods = "spinlock";
  266. };
  267. wdt2: wdt@44e35000 {
  268. compatible = "ti,omap3-wdt";
  269. ti,hwmods = "wd_timer2";
  270. reg = <0x44e35000 0x1000>;
  271. interrupts = <91>;
  272. };
  273. dcan0: d_can@481cc000 {
  274. compatible = "bosch,d_can";
  275. ti,hwmods = "d_can0";
  276. reg = <0x481cc000 0x2000
  277. 0x44e10644 0x4>;
  278. interrupts = <52>;
  279. status = "disabled";
  280. };
  281. dcan1: d_can@481d0000 {
  282. compatible = "bosch,d_can";
  283. ti,hwmods = "d_can1";
  284. reg = <0x481d0000 0x2000
  285. 0x44e10644 0x4>;
  286. interrupts = <55>;
  287. status = "disabled";
  288. };
  289. timer1: timer@44e31000 {
  290. compatible = "ti,am335x-timer-1ms";
  291. reg = <0x44e31000 0x400>;
  292. interrupts = <67>;
  293. ti,hwmods = "timer1";
  294. ti,timer-alwon;
  295. };
  296. timer2: timer@48040000 {
  297. compatible = "ti,am335x-timer";
  298. reg = <0x48040000 0x400>;
  299. interrupts = <68>;
  300. ti,hwmods = "timer2";
  301. };
  302. timer3: timer@48042000 {
  303. compatible = "ti,am335x-timer";
  304. reg = <0x48042000 0x400>;
  305. interrupts = <69>;
  306. ti,hwmods = "timer3";
  307. };
  308. timer4: timer@48044000 {
  309. compatible = "ti,am335x-timer";
  310. reg = <0x48044000 0x400>;
  311. interrupts = <92>;
  312. ti,hwmods = "timer4";
  313. ti,timer-pwm;
  314. };
  315. timer5: timer@48046000 {
  316. compatible = "ti,am335x-timer";
  317. reg = <0x48046000 0x400>;
  318. interrupts = <93>;
  319. ti,hwmods = "timer5";
  320. ti,timer-pwm;
  321. };
  322. timer6: timer@48048000 {
  323. compatible = "ti,am335x-timer";
  324. reg = <0x48048000 0x400>;
  325. interrupts = <94>;
  326. ti,hwmods = "timer6";
  327. ti,timer-pwm;
  328. };
  329. timer7: timer@4804a000 {
  330. compatible = "ti,am335x-timer";
  331. reg = <0x4804a000 0x400>;
  332. interrupts = <95>;
  333. ti,hwmods = "timer7";
  334. ti,timer-pwm;
  335. };
  336. rtc@44e3e000 {
  337. compatible = "ti,da830-rtc";
  338. reg = <0x44e3e000 0x1000>;
  339. interrupts = <75
  340. 76>;
  341. ti,hwmods = "rtc";
  342. };
  343. spi0: spi@48030000 {
  344. compatible = "ti,omap4-mcspi";
  345. #address-cells = <1>;
  346. #size-cells = <0>;
  347. reg = <0x48030000 0x400>;
  348. interrupts = <65>;
  349. ti,spi-num-cs = <2>;
  350. ti,hwmods = "spi0";
  351. dmas = <&edma 16
  352. &edma 17
  353. &edma 18
  354. &edma 19>;
  355. dma-names = "tx0", "rx0", "tx1", "rx1";
  356. status = "disabled";
  357. };
  358. spi1: spi@481a0000 {
  359. compatible = "ti,omap4-mcspi";
  360. #address-cells = <1>;
  361. #size-cells = <0>;
  362. reg = <0x481a0000 0x400>;
  363. interrupts = <125>;
  364. ti,spi-num-cs = <2>;
  365. ti,hwmods = "spi1";
  366. dmas = <&edma 42
  367. &edma 43
  368. &edma 44
  369. &edma 45>;
  370. dma-names = "tx0", "rx0", "tx1", "rx1";
  371. status = "disabled";
  372. };
  373. usb: usb@47400000 {
  374. compatible = "ti,am33xx-usb";
  375. reg = <0x47400000 0x1000>;
  376. ranges;
  377. #address-cells = <1>;
  378. #size-cells = <1>;
  379. ti,hwmods = "usb_otg_hs";
  380. status = "disabled";
  381. usb_ctrl_mod: control@44e10000 {
  382. compatible = "ti,am335x-usb-ctrl-module";
  383. reg = <0x44e10620 0x10
  384. 0x44e10648 0x4>;
  385. reg-names = "phy_ctrl", "wakeup";
  386. status = "disabled";
  387. };
  388. usb0_phy: usb-phy@47401300 {
  389. compatible = "ti,am335x-usb-phy";
  390. reg = <0x47401300 0x100>;
  391. reg-names = "phy";
  392. status = "disabled";
  393. ti,ctrl_mod = <&usb_ctrl_mod>;
  394. };
  395. usb0: usb@47401000 {
  396. compatible = "ti,musb-am33xx";
  397. status = "disabled";
  398. reg = <0x47401400 0x400
  399. 0x47401000 0x200>;
  400. reg-names = "mc", "control";
  401. interrupts = <18>;
  402. interrupt-names = "mc";
  403. dr_mode = "otg";
  404. mentor,multipoint = <1>;
  405. mentor,num-eps = <16>;
  406. mentor,ram-bits = <12>;
  407. mentor,power = <500>;
  408. phys = <&usb0_phy>;
  409. dmas = <&cppi41dma 0 0 &cppi41dma 1 0
  410. &cppi41dma 2 0 &cppi41dma 3 0
  411. &cppi41dma 4 0 &cppi41dma 5 0
  412. &cppi41dma 6 0 &cppi41dma 7 0
  413. &cppi41dma 8 0 &cppi41dma 9 0
  414. &cppi41dma 10 0 &cppi41dma 11 0
  415. &cppi41dma 12 0 &cppi41dma 13 0
  416. &cppi41dma 14 0 &cppi41dma 0 1
  417. &cppi41dma 1 1 &cppi41dma 2 1
  418. &cppi41dma 3 1 &cppi41dma 4 1
  419. &cppi41dma 5 1 &cppi41dma 6 1
  420. &cppi41dma 7 1 &cppi41dma 8 1
  421. &cppi41dma 9 1 &cppi41dma 10 1
  422. &cppi41dma 11 1 &cppi41dma 12 1
  423. &cppi41dma 13 1 &cppi41dma 14 1>;
  424. dma-names =
  425. "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
  426. "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
  427. "rx14", "rx15",
  428. "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
  429. "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
  430. "tx14", "tx15";
  431. };
  432. usb1_phy: usb-phy@47401b00 {
  433. compatible = "ti,am335x-usb-phy";
  434. reg = <0x47401b00 0x100>;
  435. reg-names = "phy";
  436. status = "disabled";
  437. ti,ctrl_mod = <&usb_ctrl_mod>;
  438. };
  439. usb1: usb@47401800 {
  440. compatible = "ti,musb-am33xx";
  441. status = "disabled";
  442. reg = <0x47401c00 0x400
  443. 0x47401800 0x200>;
  444. reg-names = "mc", "control";
  445. interrupts = <19>;
  446. interrupt-names = "mc";
  447. dr_mode = "otg";
  448. mentor,multipoint = <1>;
  449. mentor,num-eps = <16>;
  450. mentor,ram-bits = <12>;
  451. mentor,power = <500>;
  452. phys = <&usb1_phy>;
  453. dmas = <&cppi41dma 15 0 &cppi41dma 16 0
  454. &cppi41dma 17 0 &cppi41dma 18 0
  455. &cppi41dma 19 0 &cppi41dma 20 0
  456. &cppi41dma 21 0 &cppi41dma 22 0
  457. &cppi41dma 23 0 &cppi41dma 24 0
  458. &cppi41dma 25 0 &cppi41dma 26 0
  459. &cppi41dma 27 0 &cppi41dma 28 0
  460. &cppi41dma 29 0 &cppi41dma 15 1
  461. &cppi41dma 16 1 &cppi41dma 17 1
  462. &cppi41dma 18 1 &cppi41dma 19 1
  463. &cppi41dma 20 1 &cppi41dma 21 1
  464. &cppi41dma 22 1 &cppi41dma 23 1
  465. &cppi41dma 24 1 &cppi41dma 25 1
  466. &cppi41dma 26 1 &cppi41dma 27 1
  467. &cppi41dma 28 1 &cppi41dma 29 1>;
  468. dma-names =
  469. "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
  470. "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
  471. "rx14", "rx15",
  472. "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
  473. "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
  474. "tx14", "tx15";
  475. };
  476. cppi41dma: dma-controller@07402000 {
  477. compatible = "ti,am3359-cppi41";
  478. reg = <0x47400000 0x1000
  479. 0x47402000 0x1000
  480. 0x47403000 0x1000
  481. 0x47404000 0x4000>;
  482. reg-names = "glue", "controller", "scheduler", "queuemgr";
  483. interrupts = <17>;
  484. interrupt-names = "glue";
  485. #dma-cells = <2>;
  486. #dma-channels = <30>;
  487. #dma-requests = <256>;
  488. status = "disabled";
  489. };
  490. };
  491. epwmss0: epwmss@48300000 {
  492. compatible = "ti,am33xx-pwmss";
  493. reg = <0x48300000 0x10>;
  494. ti,hwmods = "epwmss0";
  495. #address-cells = <1>;
  496. #size-cells = <1>;
  497. status = "disabled";
  498. ranges = <0x48300100 0x48300100 0x80 /* ECAP */
  499. 0x48300180 0x48300180 0x80 /* EQEP */
  500. 0x48300200 0x48300200 0x80>; /* EHRPWM */
  501. ecap0: ecap@48300100 {
  502. compatible = "ti,am33xx-ecap";
  503. #pwm-cells = <3>;
  504. reg = <0x48300100 0x80>;
  505. ti,hwmods = "ecap0";
  506. status = "disabled";
  507. };
  508. ehrpwm0: ehrpwm@48300200 {
  509. compatible = "ti,am33xx-ehrpwm";
  510. #pwm-cells = <3>;
  511. reg = <0x48300200 0x80>;
  512. ti,hwmods = "ehrpwm0";
  513. status = "disabled";
  514. };
  515. };
  516. epwmss1: epwmss@48302000 {
  517. compatible = "ti,am33xx-pwmss";
  518. reg = <0x48302000 0x10>;
  519. ti,hwmods = "epwmss1";
  520. #address-cells = <1>;
  521. #size-cells = <1>;
  522. status = "disabled";
  523. ranges = <0x48302100 0x48302100 0x80 /* ECAP */
  524. 0x48302180 0x48302180 0x80 /* EQEP */
  525. 0x48302200 0x48302200 0x80>; /* EHRPWM */
  526. ecap1: ecap@48302100 {
  527. compatible = "ti,am33xx-ecap";
  528. #pwm-cells = <3>;
  529. reg = <0x48302100 0x80>;
  530. ti,hwmods = "ecap1";
  531. status = "disabled";
  532. };
  533. ehrpwm1: ehrpwm@48302200 {
  534. compatible = "ti,am33xx-ehrpwm";
  535. #pwm-cells = <3>;
  536. reg = <0x48302200 0x80>;
  537. ti,hwmods = "ehrpwm1";
  538. status = "disabled";
  539. };
  540. };
  541. epwmss2: epwmss@48304000 {
  542. compatible = "ti,am33xx-pwmss";
  543. reg = <0x48304000 0x10>;
  544. ti,hwmods = "epwmss2";
  545. #address-cells = <1>;
  546. #size-cells = <1>;
  547. status = "disabled";
  548. ranges = <0x48304100 0x48304100 0x80 /* ECAP */
  549. 0x48304180 0x48304180 0x80 /* EQEP */
  550. 0x48304200 0x48304200 0x80>; /* EHRPWM */
  551. ecap2: ecap@48304100 {
  552. compatible = "ti,am33xx-ecap";
  553. #pwm-cells = <3>;
  554. reg = <0x48304100 0x80>;
  555. ti,hwmods = "ecap2";
  556. status = "disabled";
  557. };
  558. ehrpwm2: ehrpwm@48304200 {
  559. compatible = "ti,am33xx-ehrpwm";
  560. #pwm-cells = <3>;
  561. reg = <0x48304200 0x80>;
  562. ti,hwmods = "ehrpwm2";
  563. status = "disabled";
  564. };
  565. };
  566. mac: ethernet@4a100000 {
  567. compatible = "ti,cpsw";
  568. ti,hwmods = "cpgmac0";
  569. cpdma_channels = <8>;
  570. ale_entries = <1024>;
  571. bd_ram_size = <0x2000>;
  572. no_bd_ram = <0>;
  573. rx_descs = <64>;
  574. mac_control = <0x20>;
  575. slaves = <2>;
  576. active_slave = <0>;
  577. cpts_clock_mult = <0x80000000>;
  578. cpts_clock_shift = <29>;
  579. reg = <0x4a100000 0x800
  580. 0x4a101200 0x100>;
  581. #address-cells = <1>;
  582. #size-cells = <1>;
  583. interrupt-parent = <&intc>;
  584. /*
  585. * c0_rx_thresh_pend
  586. * c0_rx_pend
  587. * c0_tx_pend
  588. * c0_misc_pend
  589. */
  590. interrupts = <40 41 42 43>;
  591. ranges;
  592. davinci_mdio: mdio@4a101000 {
  593. compatible = "ti,davinci_mdio";
  594. #address-cells = <1>;
  595. #size-cells = <0>;
  596. ti,hwmods = "davinci_mdio";
  597. bus_freq = <1000000>;
  598. reg = <0x4a101000 0x100>;
  599. };
  600. cpsw_emac0: slave@4a100200 {
  601. /* Filled in by U-Boot */
  602. mac-address = [ 00 00 00 00 00 00 ];
  603. };
  604. cpsw_emac1: slave@4a100300 {
  605. /* Filled in by U-Boot */
  606. mac-address = [ 00 00 00 00 00 00 ];
  607. };
  608. };
  609. ocmcram: ocmcram@40300000 {
  610. compatible = "ti,am3352-ocmcram";
  611. reg = <0x40300000 0x10000>;
  612. ti,hwmods = "ocmcram";
  613. };
  614. wkup_m3: wkup_m3@44d00000 {
  615. compatible = "ti,am3353-wkup-m3";
  616. reg = <0x44d00000 0x4000 /* M3 UMEM */
  617. 0x44d80000 0x2000>; /* M3 DMEM */
  618. ti,hwmods = "wkup_m3";
  619. ti,no-reset-on-init;
  620. };
  621. elm: elm@48080000 {
  622. compatible = "ti,am3352-elm";
  623. reg = <0x48080000 0x2000>;
  624. interrupts = <4>;
  625. ti,hwmods = "elm";
  626. status = "disabled";
  627. };
  628. lcdc: lcdc@4830e000 {
  629. compatible = "ti,am33xx-tilcdc";
  630. reg = <0x4830e000 0x1000>;
  631. interrupt-parent = <&intc>;
  632. interrupts = <36>;
  633. ti,hwmods = "lcdc";
  634. status = "disabled";
  635. };
  636. tscadc: tscadc@44e0d000 {
  637. compatible = "ti,am3359-tscadc";
  638. reg = <0x44e0d000 0x1000>;
  639. interrupt-parent = <&intc>;
  640. interrupts = <16>;
  641. ti,hwmods = "adc_tsc";
  642. status = "disabled";
  643. tsc {
  644. compatible = "ti,am3359-tsc";
  645. };
  646. am335x_adc: adc {
  647. #io-channel-cells = <1>;
  648. compatible = "ti,am3359-adc";
  649. };
  650. };
  651. gpmc: gpmc@50000000 {
  652. compatible = "ti,am3352-gpmc";
  653. ti,hwmods = "gpmc";
  654. ti,no-idle-on-init;
  655. reg = <0x50000000 0x2000>;
  656. interrupts = <100>;
  657. gpmc,num-cs = <7>;
  658. gpmc,num-waitpins = <2>;
  659. #address-cells = <2>;
  660. #size-cells = <1>;
  661. status = "disabled";
  662. };
  663. sham: sham@53100000 {
  664. compatible = "ti,omap4-sham";
  665. ti,hwmods = "sham";
  666. reg = <0x53100000 0x200>;
  667. interrupts = <109>;
  668. dmas = <&edma 36>;
  669. dma-names = "rx";
  670. };
  671. aes: aes@53500000 {
  672. compatible = "ti,omap4-aes";
  673. ti,hwmods = "aes";
  674. reg = <0x53500000 0xa0>;
  675. interrupts = <103>;
  676. dmas = <&edma 6>,
  677. <&edma 5>;
  678. dma-names = "tx", "rx";
  679. };
  680. mcasp0: mcasp@48038000 {
  681. compatible = "ti,am33xx-mcasp-audio";
  682. ti,hwmods = "mcasp0";
  683. reg = <0x48038000 0x2000>,
  684. <0x46000000 0x400000>;
  685. reg-names = "mpu", "dat";
  686. interrupts = <80>, <81>;
  687. interrupts-names = "tx", "rx";
  688. status = "disabled";
  689. dmas = <&edma 8>,
  690. <&edma 9>;
  691. dma-names = "tx", "rx";
  692. };
  693. mcasp1: mcasp@4803C000 {
  694. compatible = "ti,am33xx-mcasp-audio";
  695. ti,hwmods = "mcasp1";
  696. reg = <0x4803C000 0x2000>,
  697. <0x46400000 0x400000>;
  698. reg-names = "mpu", "dat";
  699. interrupts = <82>, <83>;
  700. interrupts-names = "tx", "rx";
  701. status = "disabled";
  702. dmas = <&edma 10>,
  703. <&edma 11>;
  704. dma-names = "tx", "rx";
  705. };
  706. rng: rng@48310000 {
  707. compatible = "ti,omap4-rng";
  708. ti,hwmods = "rng";
  709. reg = <0x48310000 0x2000>;
  710. interrupts = <111>;
  711. };
  712. };
  713. };