kirkwood-6281.dtsi 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475
  1. / {
  2. ocp@f1000000 {
  3. pinctrl: pinctrl@10000 {
  4. compatible = "marvell,88f6281-pinctrl";
  5. reg = <0x10000 0x20>;
  6. pmx_nand: pmx-nand {
  7. marvell,pins = "mpp0", "mpp1", "mpp2", "mpp3",
  8. "mpp4", "mpp5", "mpp18",
  9. "mpp19";
  10. marvell,function = "nand";
  11. };
  12. pmx_sata0: pmx-sata0 {
  13. marvell,pins = "mpp5", "mpp21", "mpp23";
  14. marvell,function = "sata0";
  15. };
  16. pmx_sata1: pmx-sata1 {
  17. marvell,pins = "mpp4", "mpp20", "mpp22";
  18. marvell,function = "sata1";
  19. };
  20. pmx_spi: pmx-spi {
  21. marvell,pins = "mpp0", "mpp1", "mpp2", "mpp3";
  22. marvell,function = "spi";
  23. };
  24. pmx_twsi0: pmx-twsi0 {
  25. marvell,pins = "mpp8", "mpp9";
  26. marvell,function = "twsi0";
  27. };
  28. pmx_uart0: pmx-uart0 {
  29. marvell,pins = "mpp10", "mpp11";
  30. marvell,function = "uart0";
  31. };
  32. pmx_uart1: pmx-uart1 {
  33. marvell,pins = "mpp13", "mpp14";
  34. marvell,function = "uart1";
  35. };
  36. pmx_sdio: pmx-sdio {
  37. marvell,pins = "mpp12", "mpp13", "mpp14",
  38. "mpp15", "mpp16", "mpp17";
  39. marvell,function = "sdio";
  40. };
  41. };
  42. pcie-controller {
  43. compatible = "marvell,kirkwood-pcie";
  44. status = "disabled";
  45. device_type = "pci";
  46. #address-cells = <3>;
  47. #size-cells = <2>;
  48. bus-range = <0x00 0xff>;
  49. ranges = <0x82000000 0 0x00040000 0x00040000 0 0x00002000 /* Port 0.0 registers */
  50. 0x82000000 0 0xe0000000 0xe0000000 0 0x08000000 /* non-prefetchable memory */
  51. 0x81000000 0 0 0xe8000000 0 0x00100000>; /* downstream I/O */
  52. pcie@1,0 {
  53. device_type = "pci";
  54. assigned-addresses = <0x82000800 0 0x00040000 0 0x2000>;
  55. reg = <0x0800 0 0 0 0>;
  56. #address-cells = <3>;
  57. #size-cells = <2>;
  58. #interrupt-cells = <1>;
  59. ranges;
  60. interrupt-map-mask = <0 0 0 0>;
  61. interrupt-map = <0 0 0 0 &intc 9>;
  62. marvell,pcie-port = <0>;
  63. marvell,pcie-lane = <0>;
  64. clocks = <&gate_clk 2>;
  65. status = "disabled";
  66. };
  67. };
  68. };
  69. };