intel_bios.c 21 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771
  1. /*
  2. * Copyright © 2006 Intel Corporation
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice (including the next
  12. * paragraph) shall be included in all copies or substantial portions of the
  13. * Software.
  14. *
  15. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  18. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  19. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  20. * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  21. * SOFTWARE.
  22. *
  23. * Authors:
  24. * Eric Anholt <eric@anholt.net>
  25. *
  26. */
  27. #include <linux/dmi.h>
  28. #include <drm/drm_dp_helper.h>
  29. #include <drm/drmP.h>
  30. #include <drm/i915_drm.h>
  31. #include "i915_drv.h"
  32. #include "intel_bios.h"
  33. #define SLAVE_ADDR1 0x70
  34. #define SLAVE_ADDR2 0x72
  35. static int panel_type;
  36. static void *
  37. find_section(struct bdb_header *bdb, int section_id)
  38. {
  39. u8 *base = (u8 *)bdb;
  40. int index = 0;
  41. u16 total, current_size;
  42. u8 current_id;
  43. /* skip to first section */
  44. index += bdb->header_size;
  45. total = bdb->bdb_size;
  46. /* walk the sections looking for section_id */
  47. while (index < total) {
  48. current_id = *(base + index);
  49. index++;
  50. current_size = *((u16 *)(base + index));
  51. index += 2;
  52. if (current_id == section_id)
  53. return base + index;
  54. index += current_size;
  55. }
  56. return NULL;
  57. }
  58. static u16
  59. get_blocksize(void *p)
  60. {
  61. u16 *block_ptr, block_size;
  62. block_ptr = (u16 *)((char *)p - 2);
  63. block_size = *block_ptr;
  64. return block_size;
  65. }
  66. static void
  67. fill_detail_timing_data(struct drm_display_mode *panel_fixed_mode,
  68. const struct lvds_dvo_timing *dvo_timing)
  69. {
  70. panel_fixed_mode->hdisplay = (dvo_timing->hactive_hi << 8) |
  71. dvo_timing->hactive_lo;
  72. panel_fixed_mode->hsync_start = panel_fixed_mode->hdisplay +
  73. ((dvo_timing->hsync_off_hi << 8) | dvo_timing->hsync_off_lo);
  74. panel_fixed_mode->hsync_end = panel_fixed_mode->hsync_start +
  75. dvo_timing->hsync_pulse_width;
  76. panel_fixed_mode->htotal = panel_fixed_mode->hdisplay +
  77. ((dvo_timing->hblank_hi << 8) | dvo_timing->hblank_lo);
  78. panel_fixed_mode->vdisplay = (dvo_timing->vactive_hi << 8) |
  79. dvo_timing->vactive_lo;
  80. panel_fixed_mode->vsync_start = panel_fixed_mode->vdisplay +
  81. dvo_timing->vsync_off;
  82. panel_fixed_mode->vsync_end = panel_fixed_mode->vsync_start +
  83. dvo_timing->vsync_pulse_width;
  84. panel_fixed_mode->vtotal = panel_fixed_mode->vdisplay +
  85. ((dvo_timing->vblank_hi << 8) | dvo_timing->vblank_lo);
  86. panel_fixed_mode->clock = dvo_timing->clock * 10;
  87. panel_fixed_mode->type = DRM_MODE_TYPE_PREFERRED;
  88. if (dvo_timing->hsync_positive)
  89. panel_fixed_mode->flags |= DRM_MODE_FLAG_PHSYNC;
  90. else
  91. panel_fixed_mode->flags |= DRM_MODE_FLAG_NHSYNC;
  92. if (dvo_timing->vsync_positive)
  93. panel_fixed_mode->flags |= DRM_MODE_FLAG_PVSYNC;
  94. else
  95. panel_fixed_mode->flags |= DRM_MODE_FLAG_NVSYNC;
  96. /* Some VBTs have bogus h/vtotal values */
  97. if (panel_fixed_mode->hsync_end > panel_fixed_mode->htotal)
  98. panel_fixed_mode->htotal = panel_fixed_mode->hsync_end + 1;
  99. if (panel_fixed_mode->vsync_end > panel_fixed_mode->vtotal)
  100. panel_fixed_mode->vtotal = panel_fixed_mode->vsync_end + 1;
  101. drm_mode_set_name(panel_fixed_mode);
  102. }
  103. static bool
  104. lvds_dvo_timing_equal_size(const struct lvds_dvo_timing *a,
  105. const struct lvds_dvo_timing *b)
  106. {
  107. if (a->hactive_hi != b->hactive_hi ||
  108. a->hactive_lo != b->hactive_lo)
  109. return false;
  110. if (a->hsync_off_hi != b->hsync_off_hi ||
  111. a->hsync_off_lo != b->hsync_off_lo)
  112. return false;
  113. if (a->hsync_pulse_width != b->hsync_pulse_width)
  114. return false;
  115. if (a->hblank_hi != b->hblank_hi ||
  116. a->hblank_lo != b->hblank_lo)
  117. return false;
  118. if (a->vactive_hi != b->vactive_hi ||
  119. a->vactive_lo != b->vactive_lo)
  120. return false;
  121. if (a->vsync_off != b->vsync_off)
  122. return false;
  123. if (a->vsync_pulse_width != b->vsync_pulse_width)
  124. return false;
  125. if (a->vblank_hi != b->vblank_hi ||
  126. a->vblank_lo != b->vblank_lo)
  127. return false;
  128. return true;
  129. }
  130. static const struct lvds_dvo_timing *
  131. get_lvds_dvo_timing(const struct bdb_lvds_lfp_data *lvds_lfp_data,
  132. const struct bdb_lvds_lfp_data_ptrs *lvds_lfp_data_ptrs,
  133. int index)
  134. {
  135. /*
  136. * the size of fp_timing varies on the different platform.
  137. * So calculate the DVO timing relative offset in LVDS data
  138. * entry to get the DVO timing entry
  139. */
  140. int lfp_data_size =
  141. lvds_lfp_data_ptrs->ptr[1].dvo_timing_offset -
  142. lvds_lfp_data_ptrs->ptr[0].dvo_timing_offset;
  143. int dvo_timing_offset =
  144. lvds_lfp_data_ptrs->ptr[0].dvo_timing_offset -
  145. lvds_lfp_data_ptrs->ptr[0].fp_timing_offset;
  146. char *entry = (char *)lvds_lfp_data->data + lfp_data_size * index;
  147. return (struct lvds_dvo_timing *)(entry + dvo_timing_offset);
  148. }
  149. /* get lvds_fp_timing entry
  150. * this function may return NULL if the corresponding entry is invalid
  151. */
  152. static const struct lvds_fp_timing *
  153. get_lvds_fp_timing(const struct bdb_header *bdb,
  154. const struct bdb_lvds_lfp_data *data,
  155. const struct bdb_lvds_lfp_data_ptrs *ptrs,
  156. int index)
  157. {
  158. size_t data_ofs = (const u8 *)data - (const u8 *)bdb;
  159. u16 data_size = ((const u16 *)data)[-1]; /* stored in header */
  160. size_t ofs;
  161. if (index >= ARRAY_SIZE(ptrs->ptr))
  162. return NULL;
  163. ofs = ptrs->ptr[index].fp_timing_offset;
  164. if (ofs < data_ofs ||
  165. ofs + sizeof(struct lvds_fp_timing) > data_ofs + data_size)
  166. return NULL;
  167. return (const struct lvds_fp_timing *)((const u8 *)bdb + ofs);
  168. }
  169. /* Try to find integrated panel data */
  170. static void
  171. parse_lfp_panel_data(struct drm_i915_private *dev_priv,
  172. struct bdb_header *bdb)
  173. {
  174. const struct bdb_lvds_options *lvds_options;
  175. const struct bdb_lvds_lfp_data *lvds_lfp_data;
  176. const struct bdb_lvds_lfp_data_ptrs *lvds_lfp_data_ptrs;
  177. const struct lvds_dvo_timing *panel_dvo_timing;
  178. const struct lvds_fp_timing *fp_timing;
  179. struct drm_display_mode *panel_fixed_mode;
  180. int i, downclock;
  181. lvds_options = find_section(bdb, BDB_LVDS_OPTIONS);
  182. if (!lvds_options)
  183. return;
  184. dev_priv->vbt.lvds_dither = lvds_options->pixel_dither;
  185. if (lvds_options->panel_type == 0xff)
  186. return;
  187. panel_type = lvds_options->panel_type;
  188. lvds_lfp_data = find_section(bdb, BDB_LVDS_LFP_DATA);
  189. if (!lvds_lfp_data)
  190. return;
  191. lvds_lfp_data_ptrs = find_section(bdb, BDB_LVDS_LFP_DATA_PTRS);
  192. if (!lvds_lfp_data_ptrs)
  193. return;
  194. dev_priv->vbt.lvds_vbt = 1;
  195. panel_dvo_timing = get_lvds_dvo_timing(lvds_lfp_data,
  196. lvds_lfp_data_ptrs,
  197. lvds_options->panel_type);
  198. panel_fixed_mode = kzalloc(sizeof(*panel_fixed_mode), GFP_KERNEL);
  199. if (!panel_fixed_mode)
  200. return;
  201. fill_detail_timing_data(panel_fixed_mode, panel_dvo_timing);
  202. dev_priv->vbt.lfp_lvds_vbt_mode = panel_fixed_mode;
  203. DRM_DEBUG_KMS("Found panel mode in BIOS VBT tables:\n");
  204. drm_mode_debug_printmodeline(panel_fixed_mode);
  205. /*
  206. * Iterate over the LVDS panel timing info to find the lowest clock
  207. * for the native resolution.
  208. */
  209. downclock = panel_dvo_timing->clock;
  210. for (i = 0; i < 16; i++) {
  211. const struct lvds_dvo_timing *dvo_timing;
  212. dvo_timing = get_lvds_dvo_timing(lvds_lfp_data,
  213. lvds_lfp_data_ptrs,
  214. i);
  215. if (lvds_dvo_timing_equal_size(dvo_timing, panel_dvo_timing) &&
  216. dvo_timing->clock < downclock)
  217. downclock = dvo_timing->clock;
  218. }
  219. if (downclock < panel_dvo_timing->clock && i915_lvds_downclock) {
  220. dev_priv->lvds_downclock_avail = 1;
  221. dev_priv->lvds_downclock = downclock * 10;
  222. DRM_DEBUG_KMS("LVDS downclock is found in VBT. "
  223. "Normal Clock %dKHz, downclock %dKHz\n",
  224. panel_fixed_mode->clock, 10*downclock);
  225. }
  226. fp_timing = get_lvds_fp_timing(bdb, lvds_lfp_data,
  227. lvds_lfp_data_ptrs,
  228. lvds_options->panel_type);
  229. if (fp_timing) {
  230. /* check the resolution, just to be sure */
  231. if (fp_timing->x_res == panel_fixed_mode->hdisplay &&
  232. fp_timing->y_res == panel_fixed_mode->vdisplay) {
  233. dev_priv->vbt.bios_lvds_val = fp_timing->lvds_reg_val;
  234. DRM_DEBUG_KMS("VBT initial LVDS value %x\n",
  235. dev_priv->vbt.bios_lvds_val);
  236. }
  237. }
  238. }
  239. /* Try to find sdvo panel data */
  240. static void
  241. parse_sdvo_panel_data(struct drm_i915_private *dev_priv,
  242. struct bdb_header *bdb)
  243. {
  244. struct lvds_dvo_timing *dvo_timing;
  245. struct drm_display_mode *panel_fixed_mode;
  246. int index;
  247. index = i915_vbt_sdvo_panel_type;
  248. if (index == -2) {
  249. DRM_DEBUG_KMS("Ignore SDVO panel mode from BIOS VBT tables.\n");
  250. return;
  251. }
  252. if (index == -1) {
  253. struct bdb_sdvo_lvds_options *sdvo_lvds_options;
  254. sdvo_lvds_options = find_section(bdb, BDB_SDVO_LVDS_OPTIONS);
  255. if (!sdvo_lvds_options)
  256. return;
  257. index = sdvo_lvds_options->panel_type;
  258. }
  259. dvo_timing = find_section(bdb, BDB_SDVO_PANEL_DTDS);
  260. if (!dvo_timing)
  261. return;
  262. panel_fixed_mode = kzalloc(sizeof(*panel_fixed_mode), GFP_KERNEL);
  263. if (!panel_fixed_mode)
  264. return;
  265. fill_detail_timing_data(panel_fixed_mode, dvo_timing + index);
  266. dev_priv->vbt.sdvo_lvds_vbt_mode = panel_fixed_mode;
  267. DRM_DEBUG_KMS("Found SDVO panel mode in BIOS VBT tables:\n");
  268. drm_mode_debug_printmodeline(panel_fixed_mode);
  269. }
  270. static int intel_bios_ssc_frequency(struct drm_device *dev,
  271. bool alternate)
  272. {
  273. switch (INTEL_INFO(dev)->gen) {
  274. case 2:
  275. return alternate ? 66 : 48;
  276. case 3:
  277. case 4:
  278. return alternate ? 100 : 96;
  279. default:
  280. return alternate ? 100 : 120;
  281. }
  282. }
  283. static void
  284. parse_general_features(struct drm_i915_private *dev_priv,
  285. struct bdb_header *bdb)
  286. {
  287. struct drm_device *dev = dev_priv->dev;
  288. struct bdb_general_features *general;
  289. general = find_section(bdb, BDB_GENERAL_FEATURES);
  290. if (general) {
  291. dev_priv->vbt.int_tv_support = general->int_tv_support;
  292. dev_priv->vbt.int_crt_support = general->int_crt_support;
  293. dev_priv->vbt.lvds_use_ssc = general->enable_ssc;
  294. dev_priv->vbt.lvds_ssc_freq =
  295. intel_bios_ssc_frequency(dev, general->ssc_freq);
  296. dev_priv->vbt.display_clock_mode = general->display_clock_mode;
  297. dev_priv->vbt.fdi_rx_polarity_inverted = general->fdi_rx_polarity_inverted;
  298. DRM_DEBUG_KMS("BDB_GENERAL_FEATURES int_tv_support %d int_crt_support %d lvds_use_ssc %d lvds_ssc_freq %d display_clock_mode %d fdi_rx_polarity_inverted %d\n",
  299. dev_priv->vbt.int_tv_support,
  300. dev_priv->vbt.int_crt_support,
  301. dev_priv->vbt.lvds_use_ssc,
  302. dev_priv->vbt.lvds_ssc_freq,
  303. dev_priv->vbt.display_clock_mode,
  304. dev_priv->vbt.fdi_rx_polarity_inverted);
  305. }
  306. }
  307. static void
  308. parse_general_definitions(struct drm_i915_private *dev_priv,
  309. struct bdb_header *bdb)
  310. {
  311. struct bdb_general_definitions *general;
  312. general = find_section(bdb, BDB_GENERAL_DEFINITIONS);
  313. if (general) {
  314. u16 block_size = get_blocksize(general);
  315. if (block_size >= sizeof(*general)) {
  316. int bus_pin = general->crt_ddc_gmbus_pin;
  317. DRM_DEBUG_KMS("crt_ddc_bus_pin: %d\n", bus_pin);
  318. if (intel_gmbus_is_port_valid(bus_pin))
  319. dev_priv->vbt.crt_ddc_pin = bus_pin;
  320. } else {
  321. DRM_DEBUG_KMS("BDB_GD too small (%d). Invalid.\n",
  322. block_size);
  323. }
  324. }
  325. }
  326. static void
  327. parse_sdvo_device_mapping(struct drm_i915_private *dev_priv,
  328. struct bdb_header *bdb)
  329. {
  330. struct sdvo_device_mapping *p_mapping;
  331. struct bdb_general_definitions *p_defs;
  332. struct child_device_config *p_child;
  333. int i, child_device_num, count;
  334. u16 block_size;
  335. p_defs = find_section(bdb, BDB_GENERAL_DEFINITIONS);
  336. if (!p_defs) {
  337. DRM_DEBUG_KMS("No general definition block is found, unable to construct sdvo mapping.\n");
  338. return;
  339. }
  340. /* judge whether the size of child device meets the requirements.
  341. * If the child device size obtained from general definition block
  342. * is different with sizeof(struct child_device_config), skip the
  343. * parsing of sdvo device info
  344. */
  345. if (p_defs->child_dev_size != sizeof(*p_child)) {
  346. /* different child dev size . Ignore it */
  347. DRM_DEBUG_KMS("different child size is found. Invalid.\n");
  348. return;
  349. }
  350. /* get the block size of general definitions */
  351. block_size = get_blocksize(p_defs);
  352. /* get the number of child device */
  353. child_device_num = (block_size - sizeof(*p_defs)) /
  354. sizeof(*p_child);
  355. count = 0;
  356. for (i = 0; i < child_device_num; i++) {
  357. p_child = &(p_defs->devices[i]);
  358. if (!p_child->device_type) {
  359. /* skip the device block if device type is invalid */
  360. continue;
  361. }
  362. if (p_child->slave_addr != SLAVE_ADDR1 &&
  363. p_child->slave_addr != SLAVE_ADDR2) {
  364. /*
  365. * If the slave address is neither 0x70 nor 0x72,
  366. * it is not a SDVO device. Skip it.
  367. */
  368. continue;
  369. }
  370. if (p_child->dvo_port != DEVICE_PORT_DVOB &&
  371. p_child->dvo_port != DEVICE_PORT_DVOC) {
  372. /* skip the incorrect SDVO port */
  373. DRM_DEBUG_KMS("Incorrect SDVO port. Skip it\n");
  374. continue;
  375. }
  376. DRM_DEBUG_KMS("the SDVO device with slave addr %2x is found on"
  377. " %s port\n",
  378. p_child->slave_addr,
  379. (p_child->dvo_port == DEVICE_PORT_DVOB) ?
  380. "SDVOB" : "SDVOC");
  381. p_mapping = &(dev_priv->sdvo_mappings[p_child->dvo_port - 1]);
  382. if (!p_mapping->initialized) {
  383. p_mapping->dvo_port = p_child->dvo_port;
  384. p_mapping->slave_addr = p_child->slave_addr;
  385. p_mapping->dvo_wiring = p_child->dvo_wiring;
  386. p_mapping->ddc_pin = p_child->ddc_pin;
  387. p_mapping->i2c_pin = p_child->i2c_pin;
  388. p_mapping->initialized = 1;
  389. DRM_DEBUG_KMS("SDVO device: dvo=%x, addr=%x, wiring=%d, ddc_pin=%d, i2c_pin=%d\n",
  390. p_mapping->dvo_port,
  391. p_mapping->slave_addr,
  392. p_mapping->dvo_wiring,
  393. p_mapping->ddc_pin,
  394. p_mapping->i2c_pin);
  395. } else {
  396. DRM_DEBUG_KMS("Maybe one SDVO port is shared by "
  397. "two SDVO device.\n");
  398. }
  399. if (p_child->slave2_addr) {
  400. /* Maybe this is a SDVO device with multiple inputs */
  401. /* And the mapping info is not added */
  402. DRM_DEBUG_KMS("there exists the slave2_addr. Maybe this"
  403. " is a SDVO device with multiple inputs.\n");
  404. }
  405. count++;
  406. }
  407. if (!count) {
  408. /* No SDVO device info is found */
  409. DRM_DEBUG_KMS("No SDVO device info is found in VBT\n");
  410. }
  411. return;
  412. }
  413. static void
  414. parse_driver_features(struct drm_i915_private *dev_priv,
  415. struct bdb_header *bdb)
  416. {
  417. struct drm_device *dev = dev_priv->dev;
  418. struct bdb_driver_features *driver;
  419. driver = find_section(bdb, BDB_DRIVER_FEATURES);
  420. if (!driver)
  421. return;
  422. if (SUPPORTS_EDP(dev) &&
  423. driver->lvds_config == BDB_DRIVER_FEATURE_EDP)
  424. dev_priv->vbt.edp_support = 1;
  425. if (driver->dual_frequency)
  426. dev_priv->render_reclock_avail = true;
  427. }
  428. static void
  429. parse_edp(struct drm_i915_private *dev_priv, struct bdb_header *bdb)
  430. {
  431. struct bdb_edp *edp;
  432. struct edp_power_seq *edp_pps;
  433. struct edp_link_params *edp_link_params;
  434. edp = find_section(bdb, BDB_EDP);
  435. if (!edp) {
  436. if (SUPPORTS_EDP(dev_priv->dev) && dev_priv->vbt.edp_support)
  437. DRM_DEBUG_KMS("No eDP BDB found but eDP panel supported.\n");
  438. return;
  439. }
  440. switch ((edp->color_depth >> (panel_type * 2)) & 3) {
  441. case EDP_18BPP:
  442. dev_priv->vbt.edp_bpp = 18;
  443. break;
  444. case EDP_24BPP:
  445. dev_priv->vbt.edp_bpp = 24;
  446. break;
  447. case EDP_30BPP:
  448. dev_priv->vbt.edp_bpp = 30;
  449. break;
  450. }
  451. /* Get the eDP sequencing and link info */
  452. edp_pps = &edp->power_seqs[panel_type];
  453. edp_link_params = &edp->link_params[panel_type];
  454. dev_priv->vbt.edp_pps = *edp_pps;
  455. dev_priv->vbt.edp_rate = edp_link_params->rate ? DP_LINK_BW_2_7 :
  456. DP_LINK_BW_1_62;
  457. switch (edp_link_params->lanes) {
  458. case 0:
  459. dev_priv->vbt.edp_lanes = 1;
  460. break;
  461. case 1:
  462. dev_priv->vbt.edp_lanes = 2;
  463. break;
  464. case 3:
  465. default:
  466. dev_priv->vbt.edp_lanes = 4;
  467. break;
  468. }
  469. switch (edp_link_params->preemphasis) {
  470. case 0:
  471. dev_priv->vbt.edp_preemphasis = DP_TRAIN_PRE_EMPHASIS_0;
  472. break;
  473. case 1:
  474. dev_priv->vbt.edp_preemphasis = DP_TRAIN_PRE_EMPHASIS_3_5;
  475. break;
  476. case 2:
  477. dev_priv->vbt.edp_preemphasis = DP_TRAIN_PRE_EMPHASIS_6;
  478. break;
  479. case 3:
  480. dev_priv->vbt.edp_preemphasis = DP_TRAIN_PRE_EMPHASIS_9_5;
  481. break;
  482. }
  483. switch (edp_link_params->vswing) {
  484. case 0:
  485. dev_priv->vbt.edp_vswing = DP_TRAIN_VOLTAGE_SWING_400;
  486. break;
  487. case 1:
  488. dev_priv->vbt.edp_vswing = DP_TRAIN_VOLTAGE_SWING_600;
  489. break;
  490. case 2:
  491. dev_priv->vbt.edp_vswing = DP_TRAIN_VOLTAGE_SWING_800;
  492. break;
  493. case 3:
  494. dev_priv->vbt.edp_vswing = DP_TRAIN_VOLTAGE_SWING_1200;
  495. break;
  496. }
  497. }
  498. static void
  499. parse_device_mapping(struct drm_i915_private *dev_priv,
  500. struct bdb_header *bdb)
  501. {
  502. struct bdb_general_definitions *p_defs;
  503. struct child_device_config *p_child, *child_dev_ptr;
  504. int i, child_device_num, count;
  505. u16 block_size;
  506. p_defs = find_section(bdb, BDB_GENERAL_DEFINITIONS);
  507. if (!p_defs) {
  508. DRM_DEBUG_KMS("No general definition block is found, no devices defined.\n");
  509. return;
  510. }
  511. /* judge whether the size of child device meets the requirements.
  512. * If the child device size obtained from general definition block
  513. * is different with sizeof(struct child_device_config), skip the
  514. * parsing of sdvo device info
  515. */
  516. if (p_defs->child_dev_size != sizeof(*p_child)) {
  517. /* different child dev size . Ignore it */
  518. DRM_DEBUG_KMS("different child size is found. Invalid.\n");
  519. return;
  520. }
  521. /* get the block size of general definitions */
  522. block_size = get_blocksize(p_defs);
  523. /* get the number of child device */
  524. child_device_num = (block_size - sizeof(*p_defs)) /
  525. sizeof(*p_child);
  526. count = 0;
  527. /* get the number of child device that is present */
  528. for (i = 0; i < child_device_num; i++) {
  529. p_child = &(p_defs->devices[i]);
  530. if (!p_child->device_type) {
  531. /* skip the device block if device type is invalid */
  532. continue;
  533. }
  534. count++;
  535. }
  536. if (!count) {
  537. DRM_DEBUG_KMS("no child dev is parsed from VBT\n");
  538. return;
  539. }
  540. dev_priv->vbt.child_dev = kcalloc(count, sizeof(*p_child), GFP_KERNEL);
  541. if (!dev_priv->vbt.child_dev) {
  542. DRM_DEBUG_KMS("No memory space for child device\n");
  543. return;
  544. }
  545. dev_priv->vbt.child_dev_num = count;
  546. count = 0;
  547. for (i = 0; i < child_device_num; i++) {
  548. p_child = &(p_defs->devices[i]);
  549. if (!p_child->device_type) {
  550. /* skip the device block if device type is invalid */
  551. continue;
  552. }
  553. child_dev_ptr = dev_priv->vbt.child_dev + count;
  554. count++;
  555. memcpy((void *)child_dev_ptr, (void *)p_child,
  556. sizeof(*p_child));
  557. }
  558. return;
  559. }
  560. static void
  561. init_vbt_defaults(struct drm_i915_private *dev_priv)
  562. {
  563. struct drm_device *dev = dev_priv->dev;
  564. dev_priv->vbt.crt_ddc_pin = GMBUS_PORT_VGADDC;
  565. /* LFP panel data */
  566. dev_priv->vbt.lvds_dither = 1;
  567. dev_priv->vbt.lvds_vbt = 0;
  568. /* SDVO panel data */
  569. dev_priv->vbt.sdvo_lvds_vbt_mode = NULL;
  570. /* general features */
  571. dev_priv->vbt.int_tv_support = 1;
  572. dev_priv->vbt.int_crt_support = 1;
  573. /* Default to using SSC */
  574. dev_priv->vbt.lvds_use_ssc = 1;
  575. dev_priv->vbt.lvds_ssc_freq = intel_bios_ssc_frequency(dev, 1);
  576. DRM_DEBUG_KMS("Set default to SSC at %dMHz\n", dev_priv->vbt.lvds_ssc_freq);
  577. }
  578. static int __init intel_no_opregion_vbt_callback(const struct dmi_system_id *id)
  579. {
  580. DRM_DEBUG_KMS("Falling back to manually reading VBT from "
  581. "VBIOS ROM for %s\n",
  582. id->ident);
  583. return 1;
  584. }
  585. static const struct dmi_system_id intel_no_opregion_vbt[] = {
  586. {
  587. .callback = intel_no_opregion_vbt_callback,
  588. .ident = "ThinkCentre A57",
  589. .matches = {
  590. DMI_MATCH(DMI_SYS_VENDOR, "LENOVO"),
  591. DMI_MATCH(DMI_PRODUCT_NAME, "97027RG"),
  592. },
  593. },
  594. { }
  595. };
  596. /**
  597. * intel_parse_bios - find VBT and initialize settings from the BIOS
  598. * @dev: DRM device
  599. *
  600. * Loads the Video BIOS and checks that the VBT exists. Sets scratch registers
  601. * to appropriate values.
  602. *
  603. * Returns 0 on success, nonzero on failure.
  604. */
  605. int
  606. intel_parse_bios(struct drm_device *dev)
  607. {
  608. struct drm_i915_private *dev_priv = dev->dev_private;
  609. struct pci_dev *pdev = dev->pdev;
  610. struct bdb_header *bdb = NULL;
  611. u8 __iomem *bios = NULL;
  612. if (HAS_PCH_NOP(dev))
  613. return -ENODEV;
  614. init_vbt_defaults(dev_priv);
  615. /* XXX Should this validation be moved to intel_opregion.c? */
  616. if (!dmi_check_system(intel_no_opregion_vbt) && dev_priv->opregion.vbt) {
  617. struct vbt_header *vbt = dev_priv->opregion.vbt;
  618. if (memcmp(vbt->signature, "$VBT", 4) == 0) {
  619. DRM_DEBUG_KMS("Using VBT from OpRegion: %20s\n",
  620. vbt->signature);
  621. bdb = (struct bdb_header *)((char *)vbt + vbt->bdb_offset);
  622. } else
  623. dev_priv->opregion.vbt = NULL;
  624. }
  625. if (bdb == NULL) {
  626. struct vbt_header *vbt = NULL;
  627. size_t size;
  628. int i;
  629. bios = pci_map_rom(pdev, &size);
  630. if (!bios)
  631. return -1;
  632. /* Scour memory looking for the VBT signature */
  633. for (i = 0; i + 4 < size; i++) {
  634. if (!memcmp(bios + i, "$VBT", 4)) {
  635. vbt = (struct vbt_header *)(bios + i);
  636. break;
  637. }
  638. }
  639. if (!vbt) {
  640. DRM_DEBUG_DRIVER("VBT signature missing\n");
  641. pci_unmap_rom(pdev, bios);
  642. return -1;
  643. }
  644. bdb = (struct bdb_header *)(bios + i + vbt->bdb_offset);
  645. }
  646. /* Grab useful general definitions */
  647. parse_general_features(dev_priv, bdb);
  648. parse_general_definitions(dev_priv, bdb);
  649. parse_lfp_panel_data(dev_priv, bdb);
  650. parse_sdvo_panel_data(dev_priv, bdb);
  651. parse_sdvo_device_mapping(dev_priv, bdb);
  652. parse_device_mapping(dev_priv, bdb);
  653. parse_driver_features(dev_priv, bdb);
  654. parse_edp(dev_priv, bdb);
  655. if (bios)
  656. pci_unmap_rom(pdev, bios);
  657. return 0;
  658. }
  659. /* Ensure that vital registers have been initialised, even if the BIOS
  660. * is absent or just failing to do its job.
  661. */
  662. void intel_setup_bios(struct drm_device *dev)
  663. {
  664. struct drm_i915_private *dev_priv = dev->dev_private;
  665. /* Set the Panel Power On/Off timings if uninitialized. */
  666. if (!HAS_PCH_SPLIT(dev) &&
  667. I915_READ(PP_ON_DELAYS) == 0 && I915_READ(PP_OFF_DELAYS) == 0) {
  668. /* Set T2 to 40ms and T5 to 200ms */
  669. I915_WRITE(PP_ON_DELAYS, 0x019007d0);
  670. /* Set T3 to 35ms and Tx to 200ms */
  671. I915_WRITE(PP_OFF_DELAYS, 0x015e07d0);
  672. }
  673. }