psb_intel_sdvo.c 82 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628
  1. /*
  2. * Copyright 2006 Dave Airlie <airlied@linux.ie>
  3. * Copyright © 2006-2007 Intel Corporation
  4. * Jesse Barnes <jesse.barnes@intel.com>
  5. *
  6. * Permission is hereby granted, free of charge, to any person obtaining a
  7. * copy of this software and associated documentation files (the "Software"),
  8. * to deal in the Software without restriction, including without limitation
  9. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  10. * and/or sell copies of the Software, and to permit persons to whom the
  11. * Software is furnished to do so, subject to the following conditions:
  12. *
  13. * The above copyright notice and this permission notice (including the next
  14. * paragraph) shall be included in all copies or substantial portions of the
  15. * Software.
  16. *
  17. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  18. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  19. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  20. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  21. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  22. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  23. * DEALINGS IN THE SOFTWARE.
  24. *
  25. * Authors:
  26. * Eric Anholt <eric@anholt.net>
  27. */
  28. #include <linux/module.h>
  29. #include <linux/i2c.h>
  30. #include <linux/slab.h>
  31. #include <linux/delay.h>
  32. #include <drm/drmP.h>
  33. #include <drm/drm_crtc.h>
  34. #include <drm/drm_edid.h>
  35. #include "psb_intel_drv.h"
  36. #include <drm/gma_drm.h>
  37. #include "psb_drv.h"
  38. #include "psb_intel_sdvo_regs.h"
  39. #include "psb_intel_reg.h"
  40. #define SDVO_TMDS_MASK (SDVO_OUTPUT_TMDS0 | SDVO_OUTPUT_TMDS1)
  41. #define SDVO_RGB_MASK (SDVO_OUTPUT_RGB0 | SDVO_OUTPUT_RGB1)
  42. #define SDVO_LVDS_MASK (SDVO_OUTPUT_LVDS0 | SDVO_OUTPUT_LVDS1)
  43. #define SDVO_TV_MASK (SDVO_OUTPUT_CVBS0 | SDVO_OUTPUT_SVID0)
  44. #define SDVO_OUTPUT_MASK (SDVO_TMDS_MASK | SDVO_RGB_MASK | SDVO_LVDS_MASK |\
  45. SDVO_TV_MASK)
  46. #define IS_TV(c) (c->output_flag & SDVO_TV_MASK)
  47. #define IS_TMDS(c) (c->output_flag & SDVO_TMDS_MASK)
  48. #define IS_LVDS(c) (c->output_flag & SDVO_LVDS_MASK)
  49. #define IS_TV_OR_LVDS(c) (c->output_flag & (SDVO_TV_MASK | SDVO_LVDS_MASK))
  50. static const char *tv_format_names[] = {
  51. "NTSC_M" , "NTSC_J" , "NTSC_443",
  52. "PAL_B" , "PAL_D" , "PAL_G" ,
  53. "PAL_H" , "PAL_I" , "PAL_M" ,
  54. "PAL_N" , "PAL_NC" , "PAL_60" ,
  55. "SECAM_B" , "SECAM_D" , "SECAM_G" ,
  56. "SECAM_K" , "SECAM_K1", "SECAM_L" ,
  57. "SECAM_60"
  58. };
  59. #define TV_FORMAT_NUM (sizeof(tv_format_names) / sizeof(*tv_format_names))
  60. struct psb_intel_sdvo {
  61. struct psb_intel_encoder base;
  62. struct i2c_adapter *i2c;
  63. u8 slave_addr;
  64. struct i2c_adapter ddc;
  65. /* Register for the SDVO device: SDVOB or SDVOC */
  66. int sdvo_reg;
  67. /* Active outputs controlled by this SDVO output */
  68. uint16_t controlled_output;
  69. /*
  70. * Capabilities of the SDVO device returned by
  71. * i830_sdvo_get_capabilities()
  72. */
  73. struct psb_intel_sdvo_caps caps;
  74. /* Pixel clock limitations reported by the SDVO device, in kHz */
  75. int pixel_clock_min, pixel_clock_max;
  76. /*
  77. * For multiple function SDVO device,
  78. * this is for current attached outputs.
  79. */
  80. uint16_t attached_output;
  81. /**
  82. * This is used to select the color range of RBG outputs in HDMI mode.
  83. * It is only valid when using TMDS encoding and 8 bit per color mode.
  84. */
  85. uint32_t color_range;
  86. /**
  87. * This is set if we're going to treat the device as TV-out.
  88. *
  89. * While we have these nice friendly flags for output types that ought
  90. * to decide this for us, the S-Video output on our HDMI+S-Video card
  91. * shows up as RGB1 (VGA).
  92. */
  93. bool is_tv;
  94. /* This is for current tv format name */
  95. int tv_format_index;
  96. /**
  97. * This is set if we treat the device as HDMI, instead of DVI.
  98. */
  99. bool is_hdmi;
  100. bool has_hdmi_monitor;
  101. bool has_hdmi_audio;
  102. /**
  103. * This is set if we detect output of sdvo device as LVDS and
  104. * have a valid fixed mode to use with the panel.
  105. */
  106. bool is_lvds;
  107. /**
  108. * This is sdvo fixed pannel mode pointer
  109. */
  110. struct drm_display_mode *sdvo_lvds_fixed_mode;
  111. /* DDC bus used by this SDVO encoder */
  112. uint8_t ddc_bus;
  113. /* Input timings for adjusted_mode */
  114. struct psb_intel_sdvo_dtd input_dtd;
  115. /* Saved SDVO output states */
  116. uint32_t saveSDVO; /* Can be SDVOB or SDVOC depending on sdvo_reg */
  117. };
  118. struct psb_intel_sdvo_connector {
  119. struct psb_intel_connector base;
  120. /* Mark the type of connector */
  121. uint16_t output_flag;
  122. int force_audio;
  123. /* This contains all current supported TV format */
  124. u8 tv_format_supported[TV_FORMAT_NUM];
  125. int format_supported_num;
  126. struct drm_property *tv_format;
  127. /* add the property for the SDVO-TV */
  128. struct drm_property *left;
  129. struct drm_property *right;
  130. struct drm_property *top;
  131. struct drm_property *bottom;
  132. struct drm_property *hpos;
  133. struct drm_property *vpos;
  134. struct drm_property *contrast;
  135. struct drm_property *saturation;
  136. struct drm_property *hue;
  137. struct drm_property *sharpness;
  138. struct drm_property *flicker_filter;
  139. struct drm_property *flicker_filter_adaptive;
  140. struct drm_property *flicker_filter_2d;
  141. struct drm_property *tv_chroma_filter;
  142. struct drm_property *tv_luma_filter;
  143. struct drm_property *dot_crawl;
  144. /* add the property for the SDVO-TV/LVDS */
  145. struct drm_property *brightness;
  146. /* Add variable to record current setting for the above property */
  147. u32 left_margin, right_margin, top_margin, bottom_margin;
  148. /* this is to get the range of margin.*/
  149. u32 max_hscan, max_vscan;
  150. u32 max_hpos, cur_hpos;
  151. u32 max_vpos, cur_vpos;
  152. u32 cur_brightness, max_brightness;
  153. u32 cur_contrast, max_contrast;
  154. u32 cur_saturation, max_saturation;
  155. u32 cur_hue, max_hue;
  156. u32 cur_sharpness, max_sharpness;
  157. u32 cur_flicker_filter, max_flicker_filter;
  158. u32 cur_flicker_filter_adaptive, max_flicker_filter_adaptive;
  159. u32 cur_flicker_filter_2d, max_flicker_filter_2d;
  160. u32 cur_tv_chroma_filter, max_tv_chroma_filter;
  161. u32 cur_tv_luma_filter, max_tv_luma_filter;
  162. u32 cur_dot_crawl, max_dot_crawl;
  163. };
  164. static struct psb_intel_sdvo *to_psb_intel_sdvo(struct drm_encoder *encoder)
  165. {
  166. return container_of(encoder, struct psb_intel_sdvo, base.base);
  167. }
  168. static struct psb_intel_sdvo *intel_attached_sdvo(struct drm_connector *connector)
  169. {
  170. return container_of(psb_intel_attached_encoder(connector),
  171. struct psb_intel_sdvo, base);
  172. }
  173. static struct psb_intel_sdvo_connector *to_psb_intel_sdvo_connector(struct drm_connector *connector)
  174. {
  175. return container_of(to_psb_intel_connector(connector), struct psb_intel_sdvo_connector, base);
  176. }
  177. static bool
  178. psb_intel_sdvo_output_setup(struct psb_intel_sdvo *psb_intel_sdvo, uint16_t flags);
  179. static bool
  180. psb_intel_sdvo_tv_create_property(struct psb_intel_sdvo *psb_intel_sdvo,
  181. struct psb_intel_sdvo_connector *psb_intel_sdvo_connector,
  182. int type);
  183. static bool
  184. psb_intel_sdvo_create_enhance_property(struct psb_intel_sdvo *psb_intel_sdvo,
  185. struct psb_intel_sdvo_connector *psb_intel_sdvo_connector);
  186. /**
  187. * Writes the SDVOB or SDVOC with the given value, but always writes both
  188. * SDVOB and SDVOC to work around apparent hardware issues (according to
  189. * comments in the BIOS).
  190. */
  191. static void psb_intel_sdvo_write_sdvox(struct psb_intel_sdvo *psb_intel_sdvo, u32 val)
  192. {
  193. struct drm_device *dev = psb_intel_sdvo->base.base.dev;
  194. u32 bval = val, cval = val;
  195. int i;
  196. if (psb_intel_sdvo->sdvo_reg == SDVOB) {
  197. cval = REG_READ(SDVOC);
  198. } else {
  199. bval = REG_READ(SDVOB);
  200. }
  201. /*
  202. * Write the registers twice for luck. Sometimes,
  203. * writing them only once doesn't appear to 'stick'.
  204. * The BIOS does this too. Yay, magic
  205. */
  206. for (i = 0; i < 2; i++)
  207. {
  208. REG_WRITE(SDVOB, bval);
  209. REG_READ(SDVOB);
  210. REG_WRITE(SDVOC, cval);
  211. REG_READ(SDVOC);
  212. }
  213. }
  214. static bool psb_intel_sdvo_read_byte(struct psb_intel_sdvo *psb_intel_sdvo, u8 addr, u8 *ch)
  215. {
  216. struct i2c_msg msgs[] = {
  217. {
  218. .addr = psb_intel_sdvo->slave_addr,
  219. .flags = 0,
  220. .len = 1,
  221. .buf = &addr,
  222. },
  223. {
  224. .addr = psb_intel_sdvo->slave_addr,
  225. .flags = I2C_M_RD,
  226. .len = 1,
  227. .buf = ch,
  228. }
  229. };
  230. int ret;
  231. if ((ret = i2c_transfer(psb_intel_sdvo->i2c, msgs, 2)) == 2)
  232. return true;
  233. DRM_DEBUG_KMS("i2c transfer returned %d\n", ret);
  234. return false;
  235. }
  236. #define SDVO_CMD_NAME_ENTRY(cmd) {cmd, #cmd}
  237. /** Mapping of command numbers to names, for debug output */
  238. static const struct _sdvo_cmd_name {
  239. u8 cmd;
  240. const char *name;
  241. } sdvo_cmd_names[] = {
  242. SDVO_CMD_NAME_ENTRY(SDVO_CMD_RESET),
  243. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_DEVICE_CAPS),
  244. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FIRMWARE_REV),
  245. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TRAINED_INPUTS),
  246. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ACTIVE_OUTPUTS),
  247. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ACTIVE_OUTPUTS),
  248. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_IN_OUT_MAP),
  249. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_IN_OUT_MAP),
  250. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ATTACHED_DISPLAYS),
  251. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HOT_PLUG_SUPPORT),
  252. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ACTIVE_HOT_PLUG),
  253. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ACTIVE_HOT_PLUG),
  254. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INTERRUPT_EVENT_SOURCE),
  255. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TARGET_INPUT),
  256. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TARGET_OUTPUT),
  257. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_TIMINGS_PART1),
  258. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_TIMINGS_PART2),
  259. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART1),
  260. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART2),
  261. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART1),
  262. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OUTPUT_TIMINGS_PART1),
  263. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OUTPUT_TIMINGS_PART2),
  264. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_TIMINGS_PART1),
  265. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_TIMINGS_PART2),
  266. SDVO_CMD_NAME_ENTRY(SDVO_CMD_CREATE_PREFERRED_INPUT_TIMING),
  267. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART1),
  268. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART2),
  269. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_PIXEL_CLOCK_RANGE),
  270. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_PIXEL_CLOCK_RANGE),
  271. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_CLOCK_RATE_MULTS),
  272. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_CLOCK_RATE_MULT),
  273. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CLOCK_RATE_MULT),
  274. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_TV_FORMATS),
  275. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_FORMAT),
  276. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_FORMAT),
  277. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_POWER_STATES),
  278. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_POWER_STATE),
  279. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ENCODER_POWER_STATE),
  280. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_DISPLAY_POWER_STATE),
  281. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CONTROL_BUS_SWITCH),
  282. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SDTV_RESOLUTION_SUPPORT),
  283. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SCALED_HDTV_RESOLUTION_SUPPORT),
  284. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_ENHANCEMENTS),
  285. /* Add the op code for SDVO enhancements */
  286. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_HPOS),
  287. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HPOS),
  288. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HPOS),
  289. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_VPOS),
  290. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_VPOS),
  291. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_VPOS),
  292. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_SATURATION),
  293. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SATURATION),
  294. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_SATURATION),
  295. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_HUE),
  296. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HUE),
  297. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HUE),
  298. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_CONTRAST),
  299. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_CONTRAST),
  300. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CONTRAST),
  301. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_BRIGHTNESS),
  302. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_BRIGHTNESS),
  303. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_BRIGHTNESS),
  304. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_OVERSCAN_H),
  305. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OVERSCAN_H),
  306. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OVERSCAN_H),
  307. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_OVERSCAN_V),
  308. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OVERSCAN_V),
  309. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OVERSCAN_V),
  310. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER),
  311. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER),
  312. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER),
  313. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER_ADAPTIVE),
  314. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER_ADAPTIVE),
  315. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER_ADAPTIVE),
  316. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER_2D),
  317. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER_2D),
  318. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER_2D),
  319. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_SHARPNESS),
  320. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SHARPNESS),
  321. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_SHARPNESS),
  322. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_DOT_CRAWL),
  323. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_DOT_CRAWL),
  324. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_TV_CHROMA_FILTER),
  325. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_CHROMA_FILTER),
  326. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_CHROMA_FILTER),
  327. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_TV_LUMA_FILTER),
  328. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_LUMA_FILTER),
  329. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_LUMA_FILTER),
  330. /* HDMI op code */
  331. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPP_ENCODE),
  332. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ENCODE),
  333. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ENCODE),
  334. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_PIXEL_REPLI),
  335. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PIXEL_REPLI),
  336. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_COLORIMETRY_CAP),
  337. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_COLORIMETRY),
  338. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_COLORIMETRY),
  339. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_AUDIO_ENCRYPT_PREFER),
  340. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_AUDIO_STAT),
  341. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_AUDIO_STAT),
  342. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_INDEX),
  343. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_INDEX),
  344. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_INFO),
  345. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_AV_SPLIT),
  346. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_AV_SPLIT),
  347. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_TXRATE),
  348. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_TXRATE),
  349. SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_DATA),
  350. SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_DATA),
  351. };
  352. #define IS_SDVOB(reg) (reg == SDVOB)
  353. #define SDVO_NAME(svdo) (IS_SDVOB((svdo)->sdvo_reg) ? "SDVOB" : "SDVOC")
  354. static void psb_intel_sdvo_debug_write(struct psb_intel_sdvo *psb_intel_sdvo, u8 cmd,
  355. const void *args, int args_len)
  356. {
  357. int i;
  358. DRM_DEBUG_KMS("%s: W: %02X ",
  359. SDVO_NAME(psb_intel_sdvo), cmd);
  360. for (i = 0; i < args_len; i++)
  361. DRM_LOG_KMS("%02X ", ((u8 *)args)[i]);
  362. for (; i < 8; i++)
  363. DRM_LOG_KMS(" ");
  364. for (i = 0; i < ARRAY_SIZE(sdvo_cmd_names); i++) {
  365. if (cmd == sdvo_cmd_names[i].cmd) {
  366. DRM_LOG_KMS("(%s)", sdvo_cmd_names[i].name);
  367. break;
  368. }
  369. }
  370. if (i == ARRAY_SIZE(sdvo_cmd_names))
  371. DRM_LOG_KMS("(%02X)", cmd);
  372. DRM_LOG_KMS("\n");
  373. }
  374. static const char *cmd_status_names[] = {
  375. "Power on",
  376. "Success",
  377. "Not supported",
  378. "Invalid arg",
  379. "Pending",
  380. "Target not specified",
  381. "Scaling not supported"
  382. };
  383. static bool psb_intel_sdvo_write_cmd(struct psb_intel_sdvo *psb_intel_sdvo, u8 cmd,
  384. const void *args, int args_len)
  385. {
  386. u8 buf[args_len*2 + 2], status;
  387. struct i2c_msg msgs[args_len + 3];
  388. int i, ret;
  389. psb_intel_sdvo_debug_write(psb_intel_sdvo, cmd, args, args_len);
  390. for (i = 0; i < args_len; i++) {
  391. msgs[i].addr = psb_intel_sdvo->slave_addr;
  392. msgs[i].flags = 0;
  393. msgs[i].len = 2;
  394. msgs[i].buf = buf + 2 *i;
  395. buf[2*i + 0] = SDVO_I2C_ARG_0 - i;
  396. buf[2*i + 1] = ((u8*)args)[i];
  397. }
  398. msgs[i].addr = psb_intel_sdvo->slave_addr;
  399. msgs[i].flags = 0;
  400. msgs[i].len = 2;
  401. msgs[i].buf = buf + 2*i;
  402. buf[2*i + 0] = SDVO_I2C_OPCODE;
  403. buf[2*i + 1] = cmd;
  404. /* the following two are to read the response */
  405. status = SDVO_I2C_CMD_STATUS;
  406. msgs[i+1].addr = psb_intel_sdvo->slave_addr;
  407. msgs[i+1].flags = 0;
  408. msgs[i+1].len = 1;
  409. msgs[i+1].buf = &status;
  410. msgs[i+2].addr = psb_intel_sdvo->slave_addr;
  411. msgs[i+2].flags = I2C_M_RD;
  412. msgs[i+2].len = 1;
  413. msgs[i+2].buf = &status;
  414. ret = i2c_transfer(psb_intel_sdvo->i2c, msgs, i+3);
  415. if (ret < 0) {
  416. DRM_DEBUG_KMS("I2c transfer returned %d\n", ret);
  417. return false;
  418. }
  419. if (ret != i+3) {
  420. /* failure in I2C transfer */
  421. DRM_DEBUG_KMS("I2c transfer returned %d/%d\n", ret, i+3);
  422. return false;
  423. }
  424. return true;
  425. }
  426. static bool psb_intel_sdvo_read_response(struct psb_intel_sdvo *psb_intel_sdvo,
  427. void *response, int response_len)
  428. {
  429. u8 retry = 5;
  430. u8 status;
  431. int i;
  432. DRM_DEBUG_KMS("%s: R: ", SDVO_NAME(psb_intel_sdvo));
  433. /*
  434. * The documentation states that all commands will be
  435. * processed within 15µs, and that we need only poll
  436. * the status byte a maximum of 3 times in order for the
  437. * command to be complete.
  438. *
  439. * Check 5 times in case the hardware failed to read the docs.
  440. */
  441. if (!psb_intel_sdvo_read_byte(psb_intel_sdvo,
  442. SDVO_I2C_CMD_STATUS,
  443. &status))
  444. goto log_fail;
  445. while (status == SDVO_CMD_STATUS_PENDING && retry--) {
  446. udelay(15);
  447. if (!psb_intel_sdvo_read_byte(psb_intel_sdvo,
  448. SDVO_I2C_CMD_STATUS,
  449. &status))
  450. goto log_fail;
  451. }
  452. if (status <= SDVO_CMD_STATUS_SCALING_NOT_SUPP)
  453. DRM_LOG_KMS("(%s)", cmd_status_names[status]);
  454. else
  455. DRM_LOG_KMS("(??? %d)", status);
  456. if (status != SDVO_CMD_STATUS_SUCCESS)
  457. goto log_fail;
  458. /* Read the command response */
  459. for (i = 0; i < response_len; i++) {
  460. if (!psb_intel_sdvo_read_byte(psb_intel_sdvo,
  461. SDVO_I2C_RETURN_0 + i,
  462. &((u8 *)response)[i]))
  463. goto log_fail;
  464. DRM_LOG_KMS(" %02X", ((u8 *)response)[i]);
  465. }
  466. DRM_LOG_KMS("\n");
  467. return true;
  468. log_fail:
  469. DRM_LOG_KMS("... failed\n");
  470. return false;
  471. }
  472. static int psb_intel_sdvo_get_pixel_multiplier(struct drm_display_mode *mode)
  473. {
  474. if (mode->clock >= 100000)
  475. return 1;
  476. else if (mode->clock >= 50000)
  477. return 2;
  478. else
  479. return 4;
  480. }
  481. static bool psb_intel_sdvo_set_control_bus_switch(struct psb_intel_sdvo *psb_intel_sdvo,
  482. u8 ddc_bus)
  483. {
  484. /* This must be the immediately preceding write before the i2c xfer */
  485. return psb_intel_sdvo_write_cmd(psb_intel_sdvo,
  486. SDVO_CMD_SET_CONTROL_BUS_SWITCH,
  487. &ddc_bus, 1);
  488. }
  489. static bool psb_intel_sdvo_set_value(struct psb_intel_sdvo *psb_intel_sdvo, u8 cmd, const void *data, int len)
  490. {
  491. if (!psb_intel_sdvo_write_cmd(psb_intel_sdvo, cmd, data, len))
  492. return false;
  493. return psb_intel_sdvo_read_response(psb_intel_sdvo, NULL, 0);
  494. }
  495. static bool
  496. psb_intel_sdvo_get_value(struct psb_intel_sdvo *psb_intel_sdvo, u8 cmd, void *value, int len)
  497. {
  498. if (!psb_intel_sdvo_write_cmd(psb_intel_sdvo, cmd, NULL, 0))
  499. return false;
  500. return psb_intel_sdvo_read_response(psb_intel_sdvo, value, len);
  501. }
  502. static bool psb_intel_sdvo_set_target_input(struct psb_intel_sdvo *psb_intel_sdvo)
  503. {
  504. struct psb_intel_sdvo_set_target_input_args targets = {0};
  505. return psb_intel_sdvo_set_value(psb_intel_sdvo,
  506. SDVO_CMD_SET_TARGET_INPUT,
  507. &targets, sizeof(targets));
  508. }
  509. /**
  510. * Return whether each input is trained.
  511. *
  512. * This function is making an assumption about the layout of the response,
  513. * which should be checked against the docs.
  514. */
  515. static bool psb_intel_sdvo_get_trained_inputs(struct psb_intel_sdvo *psb_intel_sdvo, bool *input_1, bool *input_2)
  516. {
  517. struct psb_intel_sdvo_get_trained_inputs_response response;
  518. BUILD_BUG_ON(sizeof(response) != 1);
  519. if (!psb_intel_sdvo_get_value(psb_intel_sdvo, SDVO_CMD_GET_TRAINED_INPUTS,
  520. &response, sizeof(response)))
  521. return false;
  522. *input_1 = response.input0_trained;
  523. *input_2 = response.input1_trained;
  524. return true;
  525. }
  526. static bool psb_intel_sdvo_set_active_outputs(struct psb_intel_sdvo *psb_intel_sdvo,
  527. u16 outputs)
  528. {
  529. return psb_intel_sdvo_set_value(psb_intel_sdvo,
  530. SDVO_CMD_SET_ACTIVE_OUTPUTS,
  531. &outputs, sizeof(outputs));
  532. }
  533. static bool psb_intel_sdvo_set_encoder_power_state(struct psb_intel_sdvo *psb_intel_sdvo,
  534. int mode)
  535. {
  536. u8 state = SDVO_ENCODER_STATE_ON;
  537. switch (mode) {
  538. case DRM_MODE_DPMS_ON:
  539. state = SDVO_ENCODER_STATE_ON;
  540. break;
  541. case DRM_MODE_DPMS_STANDBY:
  542. state = SDVO_ENCODER_STATE_STANDBY;
  543. break;
  544. case DRM_MODE_DPMS_SUSPEND:
  545. state = SDVO_ENCODER_STATE_SUSPEND;
  546. break;
  547. case DRM_MODE_DPMS_OFF:
  548. state = SDVO_ENCODER_STATE_OFF;
  549. break;
  550. }
  551. return psb_intel_sdvo_set_value(psb_intel_sdvo,
  552. SDVO_CMD_SET_ENCODER_POWER_STATE, &state, sizeof(state));
  553. }
  554. static bool psb_intel_sdvo_get_input_pixel_clock_range(struct psb_intel_sdvo *psb_intel_sdvo,
  555. int *clock_min,
  556. int *clock_max)
  557. {
  558. struct psb_intel_sdvo_pixel_clock_range clocks;
  559. BUILD_BUG_ON(sizeof(clocks) != 4);
  560. if (!psb_intel_sdvo_get_value(psb_intel_sdvo,
  561. SDVO_CMD_GET_INPUT_PIXEL_CLOCK_RANGE,
  562. &clocks, sizeof(clocks)))
  563. return false;
  564. /* Convert the values from units of 10 kHz to kHz. */
  565. *clock_min = clocks.min * 10;
  566. *clock_max = clocks.max * 10;
  567. return true;
  568. }
  569. static bool psb_intel_sdvo_set_target_output(struct psb_intel_sdvo *psb_intel_sdvo,
  570. u16 outputs)
  571. {
  572. return psb_intel_sdvo_set_value(psb_intel_sdvo,
  573. SDVO_CMD_SET_TARGET_OUTPUT,
  574. &outputs, sizeof(outputs));
  575. }
  576. static bool psb_intel_sdvo_set_timing(struct psb_intel_sdvo *psb_intel_sdvo, u8 cmd,
  577. struct psb_intel_sdvo_dtd *dtd)
  578. {
  579. return psb_intel_sdvo_set_value(psb_intel_sdvo, cmd, &dtd->part1, sizeof(dtd->part1)) &&
  580. psb_intel_sdvo_set_value(psb_intel_sdvo, cmd + 1, &dtd->part2, sizeof(dtd->part2));
  581. }
  582. static bool psb_intel_sdvo_set_input_timing(struct psb_intel_sdvo *psb_intel_sdvo,
  583. struct psb_intel_sdvo_dtd *dtd)
  584. {
  585. return psb_intel_sdvo_set_timing(psb_intel_sdvo,
  586. SDVO_CMD_SET_INPUT_TIMINGS_PART1, dtd);
  587. }
  588. static bool psb_intel_sdvo_set_output_timing(struct psb_intel_sdvo *psb_intel_sdvo,
  589. struct psb_intel_sdvo_dtd *dtd)
  590. {
  591. return psb_intel_sdvo_set_timing(psb_intel_sdvo,
  592. SDVO_CMD_SET_OUTPUT_TIMINGS_PART1, dtd);
  593. }
  594. static bool
  595. psb_intel_sdvo_create_preferred_input_timing(struct psb_intel_sdvo *psb_intel_sdvo,
  596. uint16_t clock,
  597. uint16_t width,
  598. uint16_t height)
  599. {
  600. struct psb_intel_sdvo_preferred_input_timing_args args;
  601. memset(&args, 0, sizeof(args));
  602. args.clock = clock;
  603. args.width = width;
  604. args.height = height;
  605. args.interlace = 0;
  606. if (psb_intel_sdvo->is_lvds &&
  607. (psb_intel_sdvo->sdvo_lvds_fixed_mode->hdisplay != width ||
  608. psb_intel_sdvo->sdvo_lvds_fixed_mode->vdisplay != height))
  609. args.scaled = 1;
  610. return psb_intel_sdvo_set_value(psb_intel_sdvo,
  611. SDVO_CMD_CREATE_PREFERRED_INPUT_TIMING,
  612. &args, sizeof(args));
  613. }
  614. static bool psb_intel_sdvo_get_preferred_input_timing(struct psb_intel_sdvo *psb_intel_sdvo,
  615. struct psb_intel_sdvo_dtd *dtd)
  616. {
  617. BUILD_BUG_ON(sizeof(dtd->part1) != 8);
  618. BUILD_BUG_ON(sizeof(dtd->part2) != 8);
  619. return psb_intel_sdvo_get_value(psb_intel_sdvo, SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART1,
  620. &dtd->part1, sizeof(dtd->part1)) &&
  621. psb_intel_sdvo_get_value(psb_intel_sdvo, SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART2,
  622. &dtd->part2, sizeof(dtd->part2));
  623. }
  624. static bool psb_intel_sdvo_set_clock_rate_mult(struct psb_intel_sdvo *psb_intel_sdvo, u8 val)
  625. {
  626. return psb_intel_sdvo_set_value(psb_intel_sdvo, SDVO_CMD_SET_CLOCK_RATE_MULT, &val, 1);
  627. }
  628. static void psb_intel_sdvo_get_dtd_from_mode(struct psb_intel_sdvo_dtd *dtd,
  629. const struct drm_display_mode *mode)
  630. {
  631. uint16_t width, height;
  632. uint16_t h_blank_len, h_sync_len, v_blank_len, v_sync_len;
  633. uint16_t h_sync_offset, v_sync_offset;
  634. width = mode->crtc_hdisplay;
  635. height = mode->crtc_vdisplay;
  636. /* do some mode translations */
  637. h_blank_len = mode->crtc_hblank_end - mode->crtc_hblank_start;
  638. h_sync_len = mode->crtc_hsync_end - mode->crtc_hsync_start;
  639. v_blank_len = mode->crtc_vblank_end - mode->crtc_vblank_start;
  640. v_sync_len = mode->crtc_vsync_end - mode->crtc_vsync_start;
  641. h_sync_offset = mode->crtc_hsync_start - mode->crtc_hblank_start;
  642. v_sync_offset = mode->crtc_vsync_start - mode->crtc_vblank_start;
  643. dtd->part1.clock = mode->clock / 10;
  644. dtd->part1.h_active = width & 0xff;
  645. dtd->part1.h_blank = h_blank_len & 0xff;
  646. dtd->part1.h_high = (((width >> 8) & 0xf) << 4) |
  647. ((h_blank_len >> 8) & 0xf);
  648. dtd->part1.v_active = height & 0xff;
  649. dtd->part1.v_blank = v_blank_len & 0xff;
  650. dtd->part1.v_high = (((height >> 8) & 0xf) << 4) |
  651. ((v_blank_len >> 8) & 0xf);
  652. dtd->part2.h_sync_off = h_sync_offset & 0xff;
  653. dtd->part2.h_sync_width = h_sync_len & 0xff;
  654. dtd->part2.v_sync_off_width = (v_sync_offset & 0xf) << 4 |
  655. (v_sync_len & 0xf);
  656. dtd->part2.sync_off_width_high = ((h_sync_offset & 0x300) >> 2) |
  657. ((h_sync_len & 0x300) >> 4) | ((v_sync_offset & 0x30) >> 2) |
  658. ((v_sync_len & 0x30) >> 4);
  659. dtd->part2.dtd_flags = 0x18;
  660. if (mode->flags & DRM_MODE_FLAG_PHSYNC)
  661. dtd->part2.dtd_flags |= 0x2;
  662. if (mode->flags & DRM_MODE_FLAG_PVSYNC)
  663. dtd->part2.dtd_flags |= 0x4;
  664. dtd->part2.sdvo_flags = 0;
  665. dtd->part2.v_sync_off_high = v_sync_offset & 0xc0;
  666. dtd->part2.reserved = 0;
  667. }
  668. static void psb_intel_sdvo_get_mode_from_dtd(struct drm_display_mode * mode,
  669. const struct psb_intel_sdvo_dtd *dtd)
  670. {
  671. mode->hdisplay = dtd->part1.h_active;
  672. mode->hdisplay += ((dtd->part1.h_high >> 4) & 0x0f) << 8;
  673. mode->hsync_start = mode->hdisplay + dtd->part2.h_sync_off;
  674. mode->hsync_start += (dtd->part2.sync_off_width_high & 0xc0) << 2;
  675. mode->hsync_end = mode->hsync_start + dtd->part2.h_sync_width;
  676. mode->hsync_end += (dtd->part2.sync_off_width_high & 0x30) << 4;
  677. mode->htotal = mode->hdisplay + dtd->part1.h_blank;
  678. mode->htotal += (dtd->part1.h_high & 0xf) << 8;
  679. mode->vdisplay = dtd->part1.v_active;
  680. mode->vdisplay += ((dtd->part1.v_high >> 4) & 0x0f) << 8;
  681. mode->vsync_start = mode->vdisplay;
  682. mode->vsync_start += (dtd->part2.v_sync_off_width >> 4) & 0xf;
  683. mode->vsync_start += (dtd->part2.sync_off_width_high & 0x0c) << 2;
  684. mode->vsync_start += dtd->part2.v_sync_off_high & 0xc0;
  685. mode->vsync_end = mode->vsync_start +
  686. (dtd->part2.v_sync_off_width & 0xf);
  687. mode->vsync_end += (dtd->part2.sync_off_width_high & 0x3) << 4;
  688. mode->vtotal = mode->vdisplay + dtd->part1.v_blank;
  689. mode->vtotal += (dtd->part1.v_high & 0xf) << 8;
  690. mode->clock = dtd->part1.clock * 10;
  691. mode->flags &= ~(DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC);
  692. if (dtd->part2.dtd_flags & 0x2)
  693. mode->flags |= DRM_MODE_FLAG_PHSYNC;
  694. if (dtd->part2.dtd_flags & 0x4)
  695. mode->flags |= DRM_MODE_FLAG_PVSYNC;
  696. }
  697. static bool psb_intel_sdvo_check_supp_encode(struct psb_intel_sdvo *psb_intel_sdvo)
  698. {
  699. struct psb_intel_sdvo_encode encode;
  700. BUILD_BUG_ON(sizeof(encode) != 2);
  701. return psb_intel_sdvo_get_value(psb_intel_sdvo,
  702. SDVO_CMD_GET_SUPP_ENCODE,
  703. &encode, sizeof(encode));
  704. }
  705. static bool psb_intel_sdvo_set_encode(struct psb_intel_sdvo *psb_intel_sdvo,
  706. uint8_t mode)
  707. {
  708. return psb_intel_sdvo_set_value(psb_intel_sdvo, SDVO_CMD_SET_ENCODE, &mode, 1);
  709. }
  710. static bool psb_intel_sdvo_set_colorimetry(struct psb_intel_sdvo *psb_intel_sdvo,
  711. uint8_t mode)
  712. {
  713. return psb_intel_sdvo_set_value(psb_intel_sdvo, SDVO_CMD_SET_COLORIMETRY, &mode, 1);
  714. }
  715. #if 0
  716. static void psb_intel_sdvo_dump_hdmi_buf(struct psb_intel_sdvo *psb_intel_sdvo)
  717. {
  718. int i, j;
  719. uint8_t set_buf_index[2];
  720. uint8_t av_split;
  721. uint8_t buf_size;
  722. uint8_t buf[48];
  723. uint8_t *pos;
  724. psb_intel_sdvo_get_value(encoder, SDVO_CMD_GET_HBUF_AV_SPLIT, &av_split, 1);
  725. for (i = 0; i <= av_split; i++) {
  726. set_buf_index[0] = i; set_buf_index[1] = 0;
  727. psb_intel_sdvo_write_cmd(encoder, SDVO_CMD_SET_HBUF_INDEX,
  728. set_buf_index, 2);
  729. psb_intel_sdvo_write_cmd(encoder, SDVO_CMD_GET_HBUF_INFO, NULL, 0);
  730. psb_intel_sdvo_read_response(encoder, &buf_size, 1);
  731. pos = buf;
  732. for (j = 0; j <= buf_size; j += 8) {
  733. psb_intel_sdvo_write_cmd(encoder, SDVO_CMD_GET_HBUF_DATA,
  734. NULL, 0);
  735. psb_intel_sdvo_read_response(encoder, pos, 8);
  736. pos += 8;
  737. }
  738. }
  739. }
  740. #endif
  741. static bool psb_intel_sdvo_set_avi_infoframe(struct psb_intel_sdvo *psb_intel_sdvo)
  742. {
  743. DRM_INFO("HDMI is not supported yet");
  744. return false;
  745. #if 0
  746. struct dip_infoframe avi_if = {
  747. .type = DIP_TYPE_AVI,
  748. .ver = DIP_VERSION_AVI,
  749. .len = DIP_LEN_AVI,
  750. };
  751. uint8_t tx_rate = SDVO_HBUF_TX_VSYNC;
  752. uint8_t set_buf_index[2] = { 1, 0 };
  753. uint64_t *data = (uint64_t *)&avi_if;
  754. unsigned i;
  755. intel_dip_infoframe_csum(&avi_if);
  756. if (!psb_intel_sdvo_set_value(psb_intel_sdvo,
  757. SDVO_CMD_SET_HBUF_INDEX,
  758. set_buf_index, 2))
  759. return false;
  760. for (i = 0; i < sizeof(avi_if); i += 8) {
  761. if (!psb_intel_sdvo_set_value(psb_intel_sdvo,
  762. SDVO_CMD_SET_HBUF_DATA,
  763. data, 8))
  764. return false;
  765. data++;
  766. }
  767. return psb_intel_sdvo_set_value(psb_intel_sdvo,
  768. SDVO_CMD_SET_HBUF_TXRATE,
  769. &tx_rate, 1);
  770. #endif
  771. }
  772. static bool psb_intel_sdvo_set_tv_format(struct psb_intel_sdvo *psb_intel_sdvo)
  773. {
  774. struct psb_intel_sdvo_tv_format format;
  775. uint32_t format_map;
  776. format_map = 1 << psb_intel_sdvo->tv_format_index;
  777. memset(&format, 0, sizeof(format));
  778. memcpy(&format, &format_map, min(sizeof(format), sizeof(format_map)));
  779. BUILD_BUG_ON(sizeof(format) != 6);
  780. return psb_intel_sdvo_set_value(psb_intel_sdvo,
  781. SDVO_CMD_SET_TV_FORMAT,
  782. &format, sizeof(format));
  783. }
  784. static bool
  785. psb_intel_sdvo_set_output_timings_from_mode(struct psb_intel_sdvo *psb_intel_sdvo,
  786. const struct drm_display_mode *mode)
  787. {
  788. struct psb_intel_sdvo_dtd output_dtd;
  789. if (!psb_intel_sdvo_set_target_output(psb_intel_sdvo,
  790. psb_intel_sdvo->attached_output))
  791. return false;
  792. psb_intel_sdvo_get_dtd_from_mode(&output_dtd, mode);
  793. if (!psb_intel_sdvo_set_output_timing(psb_intel_sdvo, &output_dtd))
  794. return false;
  795. return true;
  796. }
  797. static bool
  798. psb_intel_sdvo_set_input_timings_for_mode(struct psb_intel_sdvo *psb_intel_sdvo,
  799. const struct drm_display_mode *mode,
  800. struct drm_display_mode *adjusted_mode)
  801. {
  802. /* Reset the input timing to the screen. Assume always input 0. */
  803. if (!psb_intel_sdvo_set_target_input(psb_intel_sdvo))
  804. return false;
  805. if (!psb_intel_sdvo_create_preferred_input_timing(psb_intel_sdvo,
  806. mode->clock / 10,
  807. mode->hdisplay,
  808. mode->vdisplay))
  809. return false;
  810. if (!psb_intel_sdvo_get_preferred_input_timing(psb_intel_sdvo,
  811. &psb_intel_sdvo->input_dtd))
  812. return false;
  813. psb_intel_sdvo_get_mode_from_dtd(adjusted_mode, &psb_intel_sdvo->input_dtd);
  814. drm_mode_set_crtcinfo(adjusted_mode, 0);
  815. return true;
  816. }
  817. static bool psb_intel_sdvo_mode_fixup(struct drm_encoder *encoder,
  818. const struct drm_display_mode *mode,
  819. struct drm_display_mode *adjusted_mode)
  820. {
  821. struct psb_intel_sdvo *psb_intel_sdvo = to_psb_intel_sdvo(encoder);
  822. int multiplier;
  823. /* We need to construct preferred input timings based on our
  824. * output timings. To do that, we have to set the output
  825. * timings, even though this isn't really the right place in
  826. * the sequence to do it. Oh well.
  827. */
  828. if (psb_intel_sdvo->is_tv) {
  829. if (!psb_intel_sdvo_set_output_timings_from_mode(psb_intel_sdvo, mode))
  830. return false;
  831. (void) psb_intel_sdvo_set_input_timings_for_mode(psb_intel_sdvo,
  832. mode,
  833. adjusted_mode);
  834. } else if (psb_intel_sdvo->is_lvds) {
  835. if (!psb_intel_sdvo_set_output_timings_from_mode(psb_intel_sdvo,
  836. psb_intel_sdvo->sdvo_lvds_fixed_mode))
  837. return false;
  838. (void) psb_intel_sdvo_set_input_timings_for_mode(psb_intel_sdvo,
  839. mode,
  840. adjusted_mode);
  841. }
  842. /* Make the CRTC code factor in the SDVO pixel multiplier. The
  843. * SDVO device will factor out the multiplier during mode_set.
  844. */
  845. multiplier = psb_intel_sdvo_get_pixel_multiplier(adjusted_mode);
  846. psb_intel_mode_set_pixel_multiplier(adjusted_mode, multiplier);
  847. return true;
  848. }
  849. static void psb_intel_sdvo_mode_set(struct drm_encoder *encoder,
  850. struct drm_display_mode *mode,
  851. struct drm_display_mode *adjusted_mode)
  852. {
  853. struct drm_device *dev = encoder->dev;
  854. struct drm_crtc *crtc = encoder->crtc;
  855. struct psb_intel_crtc *psb_intel_crtc = to_psb_intel_crtc(crtc);
  856. struct psb_intel_sdvo *psb_intel_sdvo = to_psb_intel_sdvo(encoder);
  857. u32 sdvox;
  858. struct psb_intel_sdvo_in_out_map in_out;
  859. struct psb_intel_sdvo_dtd input_dtd;
  860. int pixel_multiplier = psb_intel_mode_get_pixel_multiplier(adjusted_mode);
  861. int rate;
  862. if (!mode)
  863. return;
  864. /* First, set the input mapping for the first input to our controlled
  865. * output. This is only correct if we're a single-input device, in
  866. * which case the first input is the output from the appropriate SDVO
  867. * channel on the motherboard. In a two-input device, the first input
  868. * will be SDVOB and the second SDVOC.
  869. */
  870. in_out.in0 = psb_intel_sdvo->attached_output;
  871. in_out.in1 = 0;
  872. psb_intel_sdvo_set_value(psb_intel_sdvo,
  873. SDVO_CMD_SET_IN_OUT_MAP,
  874. &in_out, sizeof(in_out));
  875. /* Set the output timings to the screen */
  876. if (!psb_intel_sdvo_set_target_output(psb_intel_sdvo,
  877. psb_intel_sdvo->attached_output))
  878. return;
  879. /* We have tried to get input timing in mode_fixup, and filled into
  880. * adjusted_mode.
  881. */
  882. if (psb_intel_sdvo->is_tv || psb_intel_sdvo->is_lvds) {
  883. input_dtd = psb_intel_sdvo->input_dtd;
  884. } else {
  885. /* Set the output timing to the screen */
  886. if (!psb_intel_sdvo_set_target_output(psb_intel_sdvo,
  887. psb_intel_sdvo->attached_output))
  888. return;
  889. psb_intel_sdvo_get_dtd_from_mode(&input_dtd, adjusted_mode);
  890. (void) psb_intel_sdvo_set_output_timing(psb_intel_sdvo, &input_dtd);
  891. }
  892. /* Set the input timing to the screen. Assume always input 0. */
  893. if (!psb_intel_sdvo_set_target_input(psb_intel_sdvo))
  894. return;
  895. if (psb_intel_sdvo->has_hdmi_monitor) {
  896. psb_intel_sdvo_set_encode(psb_intel_sdvo, SDVO_ENCODE_HDMI);
  897. psb_intel_sdvo_set_colorimetry(psb_intel_sdvo,
  898. SDVO_COLORIMETRY_RGB256);
  899. psb_intel_sdvo_set_avi_infoframe(psb_intel_sdvo);
  900. } else
  901. psb_intel_sdvo_set_encode(psb_intel_sdvo, SDVO_ENCODE_DVI);
  902. if (psb_intel_sdvo->is_tv &&
  903. !psb_intel_sdvo_set_tv_format(psb_intel_sdvo))
  904. return;
  905. (void) psb_intel_sdvo_set_input_timing(psb_intel_sdvo, &input_dtd);
  906. switch (pixel_multiplier) {
  907. default:
  908. case 1: rate = SDVO_CLOCK_RATE_MULT_1X; break;
  909. case 2: rate = SDVO_CLOCK_RATE_MULT_2X; break;
  910. case 4: rate = SDVO_CLOCK_RATE_MULT_4X; break;
  911. }
  912. if (!psb_intel_sdvo_set_clock_rate_mult(psb_intel_sdvo, rate))
  913. return;
  914. /* Set the SDVO control regs. */
  915. sdvox = REG_READ(psb_intel_sdvo->sdvo_reg);
  916. switch (psb_intel_sdvo->sdvo_reg) {
  917. case SDVOB:
  918. sdvox &= SDVOB_PRESERVE_MASK;
  919. break;
  920. case SDVOC:
  921. sdvox &= SDVOC_PRESERVE_MASK;
  922. break;
  923. }
  924. sdvox |= (9 << 19) | SDVO_BORDER_ENABLE;
  925. if (psb_intel_crtc->pipe == 1)
  926. sdvox |= SDVO_PIPE_B_SELECT;
  927. if (psb_intel_sdvo->has_hdmi_audio)
  928. sdvox |= SDVO_AUDIO_ENABLE;
  929. /* FIXME: Check if this is needed for PSB
  930. sdvox |= (pixel_multiplier - 1) << SDVO_PORT_MULTIPLY_SHIFT;
  931. */
  932. if (input_dtd.part2.sdvo_flags & SDVO_NEED_TO_STALL)
  933. sdvox |= SDVO_STALL_SELECT;
  934. psb_intel_sdvo_write_sdvox(psb_intel_sdvo, sdvox);
  935. }
  936. static void psb_intel_sdvo_dpms(struct drm_encoder *encoder, int mode)
  937. {
  938. struct drm_device *dev = encoder->dev;
  939. struct psb_intel_sdvo *psb_intel_sdvo = to_psb_intel_sdvo(encoder);
  940. u32 temp;
  941. switch (mode) {
  942. case DRM_MODE_DPMS_ON:
  943. DRM_DEBUG("DPMS_ON");
  944. break;
  945. case DRM_MODE_DPMS_OFF:
  946. DRM_DEBUG("DPMS_OFF");
  947. break;
  948. default:
  949. DRM_DEBUG("DPMS: %d", mode);
  950. }
  951. if (mode != DRM_MODE_DPMS_ON) {
  952. psb_intel_sdvo_set_active_outputs(psb_intel_sdvo, 0);
  953. if (0)
  954. psb_intel_sdvo_set_encoder_power_state(psb_intel_sdvo, mode);
  955. if (mode == DRM_MODE_DPMS_OFF) {
  956. temp = REG_READ(psb_intel_sdvo->sdvo_reg);
  957. if ((temp & SDVO_ENABLE) != 0) {
  958. psb_intel_sdvo_write_sdvox(psb_intel_sdvo, temp & ~SDVO_ENABLE);
  959. }
  960. }
  961. } else {
  962. bool input1, input2;
  963. int i;
  964. u8 status;
  965. temp = REG_READ(psb_intel_sdvo->sdvo_reg);
  966. if ((temp & SDVO_ENABLE) == 0)
  967. psb_intel_sdvo_write_sdvox(psb_intel_sdvo, temp | SDVO_ENABLE);
  968. for (i = 0; i < 2; i++)
  969. psb_intel_wait_for_vblank(dev);
  970. status = psb_intel_sdvo_get_trained_inputs(psb_intel_sdvo, &input1, &input2);
  971. /* Warn if the device reported failure to sync.
  972. * A lot of SDVO devices fail to notify of sync, but it's
  973. * a given it the status is a success, we succeeded.
  974. */
  975. if (status == SDVO_CMD_STATUS_SUCCESS && !input1) {
  976. DRM_DEBUG_KMS("First %s output reported failure to "
  977. "sync\n", SDVO_NAME(psb_intel_sdvo));
  978. }
  979. if (0)
  980. psb_intel_sdvo_set_encoder_power_state(psb_intel_sdvo, mode);
  981. psb_intel_sdvo_set_active_outputs(psb_intel_sdvo, psb_intel_sdvo->attached_output);
  982. }
  983. return;
  984. }
  985. static int psb_intel_sdvo_mode_valid(struct drm_connector *connector,
  986. struct drm_display_mode *mode)
  987. {
  988. struct psb_intel_sdvo *psb_intel_sdvo = intel_attached_sdvo(connector);
  989. if (mode->flags & DRM_MODE_FLAG_DBLSCAN)
  990. return MODE_NO_DBLESCAN;
  991. if (psb_intel_sdvo->pixel_clock_min > mode->clock)
  992. return MODE_CLOCK_LOW;
  993. if (psb_intel_sdvo->pixel_clock_max < mode->clock)
  994. return MODE_CLOCK_HIGH;
  995. if (psb_intel_sdvo->is_lvds) {
  996. if (mode->hdisplay > psb_intel_sdvo->sdvo_lvds_fixed_mode->hdisplay)
  997. return MODE_PANEL;
  998. if (mode->vdisplay > psb_intel_sdvo->sdvo_lvds_fixed_mode->vdisplay)
  999. return MODE_PANEL;
  1000. }
  1001. return MODE_OK;
  1002. }
  1003. static bool psb_intel_sdvo_get_capabilities(struct psb_intel_sdvo *psb_intel_sdvo, struct psb_intel_sdvo_caps *caps)
  1004. {
  1005. BUILD_BUG_ON(sizeof(*caps) != 8);
  1006. if (!psb_intel_sdvo_get_value(psb_intel_sdvo,
  1007. SDVO_CMD_GET_DEVICE_CAPS,
  1008. caps, sizeof(*caps)))
  1009. return false;
  1010. DRM_DEBUG_KMS("SDVO capabilities:\n"
  1011. " vendor_id: %d\n"
  1012. " device_id: %d\n"
  1013. " device_rev_id: %d\n"
  1014. " sdvo_version_major: %d\n"
  1015. " sdvo_version_minor: %d\n"
  1016. " sdvo_inputs_mask: %d\n"
  1017. " smooth_scaling: %d\n"
  1018. " sharp_scaling: %d\n"
  1019. " up_scaling: %d\n"
  1020. " down_scaling: %d\n"
  1021. " stall_support: %d\n"
  1022. " output_flags: %d\n",
  1023. caps->vendor_id,
  1024. caps->device_id,
  1025. caps->device_rev_id,
  1026. caps->sdvo_version_major,
  1027. caps->sdvo_version_minor,
  1028. caps->sdvo_inputs_mask,
  1029. caps->smooth_scaling,
  1030. caps->sharp_scaling,
  1031. caps->up_scaling,
  1032. caps->down_scaling,
  1033. caps->stall_support,
  1034. caps->output_flags);
  1035. return true;
  1036. }
  1037. /* No use! */
  1038. #if 0
  1039. struct drm_connector* psb_intel_sdvo_find(struct drm_device *dev, int sdvoB)
  1040. {
  1041. struct drm_connector *connector = NULL;
  1042. struct psb_intel_sdvo *iout = NULL;
  1043. struct psb_intel_sdvo *sdvo;
  1044. /* find the sdvo connector */
  1045. list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
  1046. iout = to_psb_intel_sdvo(connector);
  1047. if (iout->type != INTEL_OUTPUT_SDVO)
  1048. continue;
  1049. sdvo = iout->dev_priv;
  1050. if (sdvo->sdvo_reg == SDVOB && sdvoB)
  1051. return connector;
  1052. if (sdvo->sdvo_reg == SDVOC && !sdvoB)
  1053. return connector;
  1054. }
  1055. return NULL;
  1056. }
  1057. int psb_intel_sdvo_supports_hotplug(struct drm_connector *connector)
  1058. {
  1059. u8 response[2];
  1060. u8 status;
  1061. struct psb_intel_sdvo *psb_intel_sdvo;
  1062. DRM_DEBUG_KMS("\n");
  1063. if (!connector)
  1064. return 0;
  1065. psb_intel_sdvo = to_psb_intel_sdvo(connector);
  1066. return psb_intel_sdvo_get_value(psb_intel_sdvo, SDVO_CMD_GET_HOT_PLUG_SUPPORT,
  1067. &response, 2) && response[0];
  1068. }
  1069. void psb_intel_sdvo_set_hotplug(struct drm_connector *connector, int on)
  1070. {
  1071. u8 response[2];
  1072. u8 status;
  1073. struct psb_intel_sdvo *psb_intel_sdvo = to_psb_intel_sdvo(connector);
  1074. psb_intel_sdvo_write_cmd(psb_intel_sdvo, SDVO_CMD_GET_ACTIVE_HOT_PLUG, NULL, 0);
  1075. psb_intel_sdvo_read_response(psb_intel_sdvo, &response, 2);
  1076. if (on) {
  1077. psb_intel_sdvo_write_cmd(psb_intel_sdvo, SDVO_CMD_GET_HOT_PLUG_SUPPORT, NULL, 0);
  1078. status = psb_intel_sdvo_read_response(psb_intel_sdvo, &response, 2);
  1079. psb_intel_sdvo_write_cmd(psb_intel_sdvo, SDVO_CMD_SET_ACTIVE_HOT_PLUG, &response, 2);
  1080. } else {
  1081. response[0] = 0;
  1082. response[1] = 0;
  1083. psb_intel_sdvo_write_cmd(psb_intel_sdvo, SDVO_CMD_SET_ACTIVE_HOT_PLUG, &response, 2);
  1084. }
  1085. psb_intel_sdvo_write_cmd(psb_intel_sdvo, SDVO_CMD_GET_ACTIVE_HOT_PLUG, NULL, 0);
  1086. psb_intel_sdvo_read_response(psb_intel_sdvo, &response, 2);
  1087. }
  1088. #endif
  1089. static bool
  1090. psb_intel_sdvo_multifunc_encoder(struct psb_intel_sdvo *psb_intel_sdvo)
  1091. {
  1092. /* Is there more than one type of output? */
  1093. int caps = psb_intel_sdvo->caps.output_flags & 0xf;
  1094. return caps & -caps;
  1095. }
  1096. static struct edid *
  1097. psb_intel_sdvo_get_edid(struct drm_connector *connector)
  1098. {
  1099. struct psb_intel_sdvo *sdvo = intel_attached_sdvo(connector);
  1100. return drm_get_edid(connector, &sdvo->ddc);
  1101. }
  1102. /* Mac mini hack -- use the same DDC as the analog connector */
  1103. static struct edid *
  1104. psb_intel_sdvo_get_analog_edid(struct drm_connector *connector)
  1105. {
  1106. struct drm_psb_private *dev_priv = connector->dev->dev_private;
  1107. return drm_get_edid(connector,
  1108. &dev_priv->gmbus[dev_priv->crt_ddc_pin].adapter);
  1109. }
  1110. static enum drm_connector_status
  1111. psb_intel_sdvo_hdmi_sink_detect(struct drm_connector *connector)
  1112. {
  1113. struct psb_intel_sdvo *psb_intel_sdvo = intel_attached_sdvo(connector);
  1114. enum drm_connector_status status;
  1115. struct edid *edid;
  1116. edid = psb_intel_sdvo_get_edid(connector);
  1117. if (edid == NULL && psb_intel_sdvo_multifunc_encoder(psb_intel_sdvo)) {
  1118. u8 ddc, saved_ddc = psb_intel_sdvo->ddc_bus;
  1119. /*
  1120. * Don't use the 1 as the argument of DDC bus switch to get
  1121. * the EDID. It is used for SDVO SPD ROM.
  1122. */
  1123. for (ddc = psb_intel_sdvo->ddc_bus >> 1; ddc > 1; ddc >>= 1) {
  1124. psb_intel_sdvo->ddc_bus = ddc;
  1125. edid = psb_intel_sdvo_get_edid(connector);
  1126. if (edid)
  1127. break;
  1128. }
  1129. /*
  1130. * If we found the EDID on the other bus,
  1131. * assume that is the correct DDC bus.
  1132. */
  1133. if (edid == NULL)
  1134. psb_intel_sdvo->ddc_bus = saved_ddc;
  1135. }
  1136. /*
  1137. * When there is no edid and no monitor is connected with VGA
  1138. * port, try to use the CRT ddc to read the EDID for DVI-connector.
  1139. */
  1140. if (edid == NULL)
  1141. edid = psb_intel_sdvo_get_analog_edid(connector);
  1142. status = connector_status_unknown;
  1143. if (edid != NULL) {
  1144. /* DDC bus is shared, match EDID to connector type */
  1145. if (edid->input & DRM_EDID_INPUT_DIGITAL) {
  1146. status = connector_status_connected;
  1147. if (psb_intel_sdvo->is_hdmi) {
  1148. psb_intel_sdvo->has_hdmi_monitor = drm_detect_hdmi_monitor(edid);
  1149. psb_intel_sdvo->has_hdmi_audio = drm_detect_monitor_audio(edid);
  1150. }
  1151. } else
  1152. status = connector_status_disconnected;
  1153. kfree(edid);
  1154. }
  1155. if (status == connector_status_connected) {
  1156. struct psb_intel_sdvo_connector *psb_intel_sdvo_connector = to_psb_intel_sdvo_connector(connector);
  1157. if (psb_intel_sdvo_connector->force_audio)
  1158. psb_intel_sdvo->has_hdmi_audio = psb_intel_sdvo_connector->force_audio > 0;
  1159. }
  1160. return status;
  1161. }
  1162. static enum drm_connector_status
  1163. psb_intel_sdvo_detect(struct drm_connector *connector, bool force)
  1164. {
  1165. uint16_t response;
  1166. struct psb_intel_sdvo *psb_intel_sdvo = intel_attached_sdvo(connector);
  1167. struct psb_intel_sdvo_connector *psb_intel_sdvo_connector = to_psb_intel_sdvo_connector(connector);
  1168. enum drm_connector_status ret;
  1169. if (!psb_intel_sdvo_write_cmd(psb_intel_sdvo,
  1170. SDVO_CMD_GET_ATTACHED_DISPLAYS, NULL, 0))
  1171. return connector_status_unknown;
  1172. /* add 30ms delay when the output type might be TV */
  1173. if (psb_intel_sdvo->caps.output_flags &
  1174. (SDVO_OUTPUT_SVID0 | SDVO_OUTPUT_CVBS0))
  1175. mdelay(30);
  1176. if (!psb_intel_sdvo_read_response(psb_intel_sdvo, &response, 2))
  1177. return connector_status_unknown;
  1178. DRM_DEBUG_KMS("SDVO response %d %d [%x]\n",
  1179. response & 0xff, response >> 8,
  1180. psb_intel_sdvo_connector->output_flag);
  1181. if (response == 0)
  1182. return connector_status_disconnected;
  1183. psb_intel_sdvo->attached_output = response;
  1184. psb_intel_sdvo->has_hdmi_monitor = false;
  1185. psb_intel_sdvo->has_hdmi_audio = false;
  1186. if ((psb_intel_sdvo_connector->output_flag & response) == 0)
  1187. ret = connector_status_disconnected;
  1188. else if (IS_TMDS(psb_intel_sdvo_connector))
  1189. ret = psb_intel_sdvo_hdmi_sink_detect(connector);
  1190. else {
  1191. struct edid *edid;
  1192. /* if we have an edid check it matches the connection */
  1193. edid = psb_intel_sdvo_get_edid(connector);
  1194. if (edid == NULL)
  1195. edid = psb_intel_sdvo_get_analog_edid(connector);
  1196. if (edid != NULL) {
  1197. if (edid->input & DRM_EDID_INPUT_DIGITAL)
  1198. ret = connector_status_disconnected;
  1199. else
  1200. ret = connector_status_connected;
  1201. kfree(edid);
  1202. } else
  1203. ret = connector_status_connected;
  1204. }
  1205. /* May update encoder flag for like clock for SDVO TV, etc.*/
  1206. if (ret == connector_status_connected) {
  1207. psb_intel_sdvo->is_tv = false;
  1208. psb_intel_sdvo->is_lvds = false;
  1209. psb_intel_sdvo->base.needs_tv_clock = false;
  1210. if (response & SDVO_TV_MASK) {
  1211. psb_intel_sdvo->is_tv = true;
  1212. psb_intel_sdvo->base.needs_tv_clock = true;
  1213. }
  1214. if (response & SDVO_LVDS_MASK)
  1215. psb_intel_sdvo->is_lvds = psb_intel_sdvo->sdvo_lvds_fixed_mode != NULL;
  1216. }
  1217. return ret;
  1218. }
  1219. static void psb_intel_sdvo_get_ddc_modes(struct drm_connector *connector)
  1220. {
  1221. struct edid *edid;
  1222. /* set the bus switch and get the modes */
  1223. edid = psb_intel_sdvo_get_edid(connector);
  1224. /*
  1225. * Mac mini hack. On this device, the DVI-I connector shares one DDC
  1226. * link between analog and digital outputs. So, if the regular SDVO
  1227. * DDC fails, check to see if the analog output is disconnected, in
  1228. * which case we'll look there for the digital DDC data.
  1229. */
  1230. if (edid == NULL)
  1231. edid = psb_intel_sdvo_get_analog_edid(connector);
  1232. if (edid != NULL) {
  1233. struct psb_intel_sdvo_connector *psb_intel_sdvo_connector = to_psb_intel_sdvo_connector(connector);
  1234. bool monitor_is_digital = !!(edid->input & DRM_EDID_INPUT_DIGITAL);
  1235. bool connector_is_digital = !!IS_TMDS(psb_intel_sdvo_connector);
  1236. if (connector_is_digital == monitor_is_digital) {
  1237. drm_mode_connector_update_edid_property(connector, edid);
  1238. drm_add_edid_modes(connector, edid);
  1239. }
  1240. kfree(edid);
  1241. }
  1242. }
  1243. /*
  1244. * Set of SDVO TV modes.
  1245. * Note! This is in reply order (see loop in get_tv_modes).
  1246. * XXX: all 60Hz refresh?
  1247. */
  1248. static const struct drm_display_mode sdvo_tv_modes[] = {
  1249. { DRM_MODE("320x200", DRM_MODE_TYPE_DRIVER, 5815, 320, 321, 384,
  1250. 416, 0, 200, 201, 232, 233, 0,
  1251. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  1252. { DRM_MODE("320x240", DRM_MODE_TYPE_DRIVER, 6814, 320, 321, 384,
  1253. 416, 0, 240, 241, 272, 273, 0,
  1254. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  1255. { DRM_MODE("400x300", DRM_MODE_TYPE_DRIVER, 9910, 400, 401, 464,
  1256. 496, 0, 300, 301, 332, 333, 0,
  1257. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  1258. { DRM_MODE("640x350", DRM_MODE_TYPE_DRIVER, 16913, 640, 641, 704,
  1259. 736, 0, 350, 351, 382, 383, 0,
  1260. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  1261. { DRM_MODE("640x400", DRM_MODE_TYPE_DRIVER, 19121, 640, 641, 704,
  1262. 736, 0, 400, 401, 432, 433, 0,
  1263. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  1264. { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 22654, 640, 641, 704,
  1265. 736, 0, 480, 481, 512, 513, 0,
  1266. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  1267. { DRM_MODE("704x480", DRM_MODE_TYPE_DRIVER, 24624, 704, 705, 768,
  1268. 800, 0, 480, 481, 512, 513, 0,
  1269. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  1270. { DRM_MODE("704x576", DRM_MODE_TYPE_DRIVER, 29232, 704, 705, 768,
  1271. 800, 0, 576, 577, 608, 609, 0,
  1272. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  1273. { DRM_MODE("720x350", DRM_MODE_TYPE_DRIVER, 18751, 720, 721, 784,
  1274. 816, 0, 350, 351, 382, 383, 0,
  1275. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  1276. { DRM_MODE("720x400", DRM_MODE_TYPE_DRIVER, 21199, 720, 721, 784,
  1277. 816, 0, 400, 401, 432, 433, 0,
  1278. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  1279. { DRM_MODE("720x480", DRM_MODE_TYPE_DRIVER, 25116, 720, 721, 784,
  1280. 816, 0, 480, 481, 512, 513, 0,
  1281. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  1282. { DRM_MODE("720x540", DRM_MODE_TYPE_DRIVER, 28054, 720, 721, 784,
  1283. 816, 0, 540, 541, 572, 573, 0,
  1284. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  1285. { DRM_MODE("720x576", DRM_MODE_TYPE_DRIVER, 29816, 720, 721, 784,
  1286. 816, 0, 576, 577, 608, 609, 0,
  1287. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  1288. { DRM_MODE("768x576", DRM_MODE_TYPE_DRIVER, 31570, 768, 769, 832,
  1289. 864, 0, 576, 577, 608, 609, 0,
  1290. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  1291. { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 34030, 800, 801, 864,
  1292. 896, 0, 600, 601, 632, 633, 0,
  1293. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  1294. { DRM_MODE("832x624", DRM_MODE_TYPE_DRIVER, 36581, 832, 833, 896,
  1295. 928, 0, 624, 625, 656, 657, 0,
  1296. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  1297. { DRM_MODE("920x766", DRM_MODE_TYPE_DRIVER, 48707, 920, 921, 984,
  1298. 1016, 0, 766, 767, 798, 799, 0,
  1299. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  1300. { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 53827, 1024, 1025, 1088,
  1301. 1120, 0, 768, 769, 800, 801, 0,
  1302. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  1303. { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 87265, 1280, 1281, 1344,
  1304. 1376, 0, 1024, 1025, 1056, 1057, 0,
  1305. DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
  1306. };
  1307. static void psb_intel_sdvo_get_tv_modes(struct drm_connector *connector)
  1308. {
  1309. struct psb_intel_sdvo *psb_intel_sdvo = intel_attached_sdvo(connector);
  1310. struct psb_intel_sdvo_sdtv_resolution_request tv_res;
  1311. uint32_t reply = 0, format_map = 0;
  1312. int i;
  1313. /* Read the list of supported input resolutions for the selected TV
  1314. * format.
  1315. */
  1316. format_map = 1 << psb_intel_sdvo->tv_format_index;
  1317. memcpy(&tv_res, &format_map,
  1318. min(sizeof(format_map), sizeof(struct psb_intel_sdvo_sdtv_resolution_request)));
  1319. if (!psb_intel_sdvo_set_target_output(psb_intel_sdvo, psb_intel_sdvo->attached_output))
  1320. return;
  1321. BUILD_BUG_ON(sizeof(tv_res) != 3);
  1322. if (!psb_intel_sdvo_write_cmd(psb_intel_sdvo,
  1323. SDVO_CMD_GET_SDTV_RESOLUTION_SUPPORT,
  1324. &tv_res, sizeof(tv_res)))
  1325. return;
  1326. if (!psb_intel_sdvo_read_response(psb_intel_sdvo, &reply, 3))
  1327. return;
  1328. for (i = 0; i < ARRAY_SIZE(sdvo_tv_modes); i++)
  1329. if (reply & (1 << i)) {
  1330. struct drm_display_mode *nmode;
  1331. nmode = drm_mode_duplicate(connector->dev,
  1332. &sdvo_tv_modes[i]);
  1333. if (nmode)
  1334. drm_mode_probed_add(connector, nmode);
  1335. }
  1336. }
  1337. static void psb_intel_sdvo_get_lvds_modes(struct drm_connector *connector)
  1338. {
  1339. struct psb_intel_sdvo *psb_intel_sdvo = intel_attached_sdvo(connector);
  1340. struct drm_psb_private *dev_priv = connector->dev->dev_private;
  1341. struct drm_display_mode *newmode;
  1342. /*
  1343. * Attempt to get the mode list from DDC.
  1344. * Assume that the preferred modes are
  1345. * arranged in priority order.
  1346. */
  1347. psb_intel_ddc_get_modes(connector, psb_intel_sdvo->i2c);
  1348. if (list_empty(&connector->probed_modes) == false)
  1349. goto end;
  1350. /* Fetch modes from VBT */
  1351. if (dev_priv->sdvo_lvds_vbt_mode != NULL) {
  1352. newmode = drm_mode_duplicate(connector->dev,
  1353. dev_priv->sdvo_lvds_vbt_mode);
  1354. if (newmode != NULL) {
  1355. /* Guarantee the mode is preferred */
  1356. newmode->type = (DRM_MODE_TYPE_PREFERRED |
  1357. DRM_MODE_TYPE_DRIVER);
  1358. drm_mode_probed_add(connector, newmode);
  1359. }
  1360. }
  1361. end:
  1362. list_for_each_entry(newmode, &connector->probed_modes, head) {
  1363. if (newmode->type & DRM_MODE_TYPE_PREFERRED) {
  1364. psb_intel_sdvo->sdvo_lvds_fixed_mode =
  1365. drm_mode_duplicate(connector->dev, newmode);
  1366. drm_mode_set_crtcinfo(psb_intel_sdvo->sdvo_lvds_fixed_mode,
  1367. 0);
  1368. psb_intel_sdvo->is_lvds = true;
  1369. break;
  1370. }
  1371. }
  1372. }
  1373. static int psb_intel_sdvo_get_modes(struct drm_connector *connector)
  1374. {
  1375. struct psb_intel_sdvo_connector *psb_intel_sdvo_connector = to_psb_intel_sdvo_connector(connector);
  1376. if (IS_TV(psb_intel_sdvo_connector))
  1377. psb_intel_sdvo_get_tv_modes(connector);
  1378. else if (IS_LVDS(psb_intel_sdvo_connector))
  1379. psb_intel_sdvo_get_lvds_modes(connector);
  1380. else
  1381. psb_intel_sdvo_get_ddc_modes(connector);
  1382. return !list_empty(&connector->probed_modes);
  1383. }
  1384. static void
  1385. psb_intel_sdvo_destroy_enhance_property(struct drm_connector *connector)
  1386. {
  1387. struct psb_intel_sdvo_connector *psb_intel_sdvo_connector = to_psb_intel_sdvo_connector(connector);
  1388. struct drm_device *dev = connector->dev;
  1389. if (psb_intel_sdvo_connector->left)
  1390. drm_property_destroy(dev, psb_intel_sdvo_connector->left);
  1391. if (psb_intel_sdvo_connector->right)
  1392. drm_property_destroy(dev, psb_intel_sdvo_connector->right);
  1393. if (psb_intel_sdvo_connector->top)
  1394. drm_property_destroy(dev, psb_intel_sdvo_connector->top);
  1395. if (psb_intel_sdvo_connector->bottom)
  1396. drm_property_destroy(dev, psb_intel_sdvo_connector->bottom);
  1397. if (psb_intel_sdvo_connector->hpos)
  1398. drm_property_destroy(dev, psb_intel_sdvo_connector->hpos);
  1399. if (psb_intel_sdvo_connector->vpos)
  1400. drm_property_destroy(dev, psb_intel_sdvo_connector->vpos);
  1401. if (psb_intel_sdvo_connector->saturation)
  1402. drm_property_destroy(dev, psb_intel_sdvo_connector->saturation);
  1403. if (psb_intel_sdvo_connector->contrast)
  1404. drm_property_destroy(dev, psb_intel_sdvo_connector->contrast);
  1405. if (psb_intel_sdvo_connector->hue)
  1406. drm_property_destroy(dev, psb_intel_sdvo_connector->hue);
  1407. if (psb_intel_sdvo_connector->sharpness)
  1408. drm_property_destroy(dev, psb_intel_sdvo_connector->sharpness);
  1409. if (psb_intel_sdvo_connector->flicker_filter)
  1410. drm_property_destroy(dev, psb_intel_sdvo_connector->flicker_filter);
  1411. if (psb_intel_sdvo_connector->flicker_filter_2d)
  1412. drm_property_destroy(dev, psb_intel_sdvo_connector->flicker_filter_2d);
  1413. if (psb_intel_sdvo_connector->flicker_filter_adaptive)
  1414. drm_property_destroy(dev, psb_intel_sdvo_connector->flicker_filter_adaptive);
  1415. if (psb_intel_sdvo_connector->tv_luma_filter)
  1416. drm_property_destroy(dev, psb_intel_sdvo_connector->tv_luma_filter);
  1417. if (psb_intel_sdvo_connector->tv_chroma_filter)
  1418. drm_property_destroy(dev, psb_intel_sdvo_connector->tv_chroma_filter);
  1419. if (psb_intel_sdvo_connector->dot_crawl)
  1420. drm_property_destroy(dev, psb_intel_sdvo_connector->dot_crawl);
  1421. if (psb_intel_sdvo_connector->brightness)
  1422. drm_property_destroy(dev, psb_intel_sdvo_connector->brightness);
  1423. }
  1424. static void psb_intel_sdvo_destroy(struct drm_connector *connector)
  1425. {
  1426. struct psb_intel_sdvo_connector *psb_intel_sdvo_connector = to_psb_intel_sdvo_connector(connector);
  1427. if (psb_intel_sdvo_connector->tv_format)
  1428. drm_property_destroy(connector->dev,
  1429. psb_intel_sdvo_connector->tv_format);
  1430. psb_intel_sdvo_destroy_enhance_property(connector);
  1431. drm_sysfs_connector_remove(connector);
  1432. drm_connector_cleanup(connector);
  1433. kfree(connector);
  1434. }
  1435. static bool psb_intel_sdvo_detect_hdmi_audio(struct drm_connector *connector)
  1436. {
  1437. struct psb_intel_sdvo *psb_intel_sdvo = intel_attached_sdvo(connector);
  1438. struct edid *edid;
  1439. bool has_audio = false;
  1440. if (!psb_intel_sdvo->is_hdmi)
  1441. return false;
  1442. edid = psb_intel_sdvo_get_edid(connector);
  1443. if (edid != NULL && edid->input & DRM_EDID_INPUT_DIGITAL)
  1444. has_audio = drm_detect_monitor_audio(edid);
  1445. return has_audio;
  1446. }
  1447. static int
  1448. psb_intel_sdvo_set_property(struct drm_connector *connector,
  1449. struct drm_property *property,
  1450. uint64_t val)
  1451. {
  1452. struct psb_intel_sdvo *psb_intel_sdvo = intel_attached_sdvo(connector);
  1453. struct psb_intel_sdvo_connector *psb_intel_sdvo_connector = to_psb_intel_sdvo_connector(connector);
  1454. struct drm_psb_private *dev_priv = connector->dev->dev_private;
  1455. uint16_t temp_value;
  1456. uint8_t cmd;
  1457. int ret;
  1458. ret = drm_object_property_set_value(&connector->base, property, val);
  1459. if (ret)
  1460. return ret;
  1461. if (property == dev_priv->force_audio_property) {
  1462. int i = val;
  1463. bool has_audio;
  1464. if (i == psb_intel_sdvo_connector->force_audio)
  1465. return 0;
  1466. psb_intel_sdvo_connector->force_audio = i;
  1467. if (i == 0)
  1468. has_audio = psb_intel_sdvo_detect_hdmi_audio(connector);
  1469. else
  1470. has_audio = i > 0;
  1471. if (has_audio == psb_intel_sdvo->has_hdmi_audio)
  1472. return 0;
  1473. psb_intel_sdvo->has_hdmi_audio = has_audio;
  1474. goto done;
  1475. }
  1476. if (property == dev_priv->broadcast_rgb_property) {
  1477. if (val == !!psb_intel_sdvo->color_range)
  1478. return 0;
  1479. psb_intel_sdvo->color_range = val ? SDVO_COLOR_RANGE_16_235 : 0;
  1480. goto done;
  1481. }
  1482. #define CHECK_PROPERTY(name, NAME) \
  1483. if (psb_intel_sdvo_connector->name == property) { \
  1484. if (psb_intel_sdvo_connector->cur_##name == temp_value) return 0; \
  1485. if (psb_intel_sdvo_connector->max_##name < temp_value) return -EINVAL; \
  1486. cmd = SDVO_CMD_SET_##NAME; \
  1487. psb_intel_sdvo_connector->cur_##name = temp_value; \
  1488. goto set_value; \
  1489. }
  1490. if (property == psb_intel_sdvo_connector->tv_format) {
  1491. if (val >= TV_FORMAT_NUM)
  1492. return -EINVAL;
  1493. if (psb_intel_sdvo->tv_format_index ==
  1494. psb_intel_sdvo_connector->tv_format_supported[val])
  1495. return 0;
  1496. psb_intel_sdvo->tv_format_index = psb_intel_sdvo_connector->tv_format_supported[val];
  1497. goto done;
  1498. } else if (IS_TV_OR_LVDS(psb_intel_sdvo_connector)) {
  1499. temp_value = val;
  1500. if (psb_intel_sdvo_connector->left == property) {
  1501. drm_object_property_set_value(&connector->base,
  1502. psb_intel_sdvo_connector->right, val);
  1503. if (psb_intel_sdvo_connector->left_margin == temp_value)
  1504. return 0;
  1505. psb_intel_sdvo_connector->left_margin = temp_value;
  1506. psb_intel_sdvo_connector->right_margin = temp_value;
  1507. temp_value = psb_intel_sdvo_connector->max_hscan -
  1508. psb_intel_sdvo_connector->left_margin;
  1509. cmd = SDVO_CMD_SET_OVERSCAN_H;
  1510. goto set_value;
  1511. } else if (psb_intel_sdvo_connector->right == property) {
  1512. drm_object_property_set_value(&connector->base,
  1513. psb_intel_sdvo_connector->left, val);
  1514. if (psb_intel_sdvo_connector->right_margin == temp_value)
  1515. return 0;
  1516. psb_intel_sdvo_connector->left_margin = temp_value;
  1517. psb_intel_sdvo_connector->right_margin = temp_value;
  1518. temp_value = psb_intel_sdvo_connector->max_hscan -
  1519. psb_intel_sdvo_connector->left_margin;
  1520. cmd = SDVO_CMD_SET_OVERSCAN_H;
  1521. goto set_value;
  1522. } else if (psb_intel_sdvo_connector->top == property) {
  1523. drm_object_property_set_value(&connector->base,
  1524. psb_intel_sdvo_connector->bottom, val);
  1525. if (psb_intel_sdvo_connector->top_margin == temp_value)
  1526. return 0;
  1527. psb_intel_sdvo_connector->top_margin = temp_value;
  1528. psb_intel_sdvo_connector->bottom_margin = temp_value;
  1529. temp_value = psb_intel_sdvo_connector->max_vscan -
  1530. psb_intel_sdvo_connector->top_margin;
  1531. cmd = SDVO_CMD_SET_OVERSCAN_V;
  1532. goto set_value;
  1533. } else if (psb_intel_sdvo_connector->bottom == property) {
  1534. drm_object_property_set_value(&connector->base,
  1535. psb_intel_sdvo_connector->top, val);
  1536. if (psb_intel_sdvo_connector->bottom_margin == temp_value)
  1537. return 0;
  1538. psb_intel_sdvo_connector->top_margin = temp_value;
  1539. psb_intel_sdvo_connector->bottom_margin = temp_value;
  1540. temp_value = psb_intel_sdvo_connector->max_vscan -
  1541. psb_intel_sdvo_connector->top_margin;
  1542. cmd = SDVO_CMD_SET_OVERSCAN_V;
  1543. goto set_value;
  1544. }
  1545. CHECK_PROPERTY(hpos, HPOS)
  1546. CHECK_PROPERTY(vpos, VPOS)
  1547. CHECK_PROPERTY(saturation, SATURATION)
  1548. CHECK_PROPERTY(contrast, CONTRAST)
  1549. CHECK_PROPERTY(hue, HUE)
  1550. CHECK_PROPERTY(brightness, BRIGHTNESS)
  1551. CHECK_PROPERTY(sharpness, SHARPNESS)
  1552. CHECK_PROPERTY(flicker_filter, FLICKER_FILTER)
  1553. CHECK_PROPERTY(flicker_filter_2d, FLICKER_FILTER_2D)
  1554. CHECK_PROPERTY(flicker_filter_adaptive, FLICKER_FILTER_ADAPTIVE)
  1555. CHECK_PROPERTY(tv_chroma_filter, TV_CHROMA_FILTER)
  1556. CHECK_PROPERTY(tv_luma_filter, TV_LUMA_FILTER)
  1557. CHECK_PROPERTY(dot_crawl, DOT_CRAWL)
  1558. }
  1559. return -EINVAL; /* unknown property */
  1560. set_value:
  1561. if (!psb_intel_sdvo_set_value(psb_intel_sdvo, cmd, &temp_value, 2))
  1562. return -EIO;
  1563. done:
  1564. if (psb_intel_sdvo->base.base.crtc) {
  1565. struct drm_crtc *crtc = psb_intel_sdvo->base.base.crtc;
  1566. drm_crtc_helper_set_mode(crtc, &crtc->mode, crtc->x,
  1567. crtc->y, crtc->fb);
  1568. }
  1569. return 0;
  1570. #undef CHECK_PROPERTY
  1571. }
  1572. static void psb_intel_sdvo_save(struct drm_connector *connector)
  1573. {
  1574. struct drm_device *dev = connector->dev;
  1575. struct psb_intel_encoder *psb_intel_encoder =
  1576. psb_intel_attached_encoder(connector);
  1577. struct psb_intel_sdvo *sdvo =
  1578. to_psb_intel_sdvo(&psb_intel_encoder->base);
  1579. sdvo->saveSDVO = REG_READ(sdvo->sdvo_reg);
  1580. }
  1581. static void psb_intel_sdvo_restore(struct drm_connector *connector)
  1582. {
  1583. struct drm_device *dev = connector->dev;
  1584. struct drm_encoder *encoder =
  1585. &psb_intel_attached_encoder(connector)->base;
  1586. struct psb_intel_sdvo *sdvo = to_psb_intel_sdvo(encoder);
  1587. struct drm_crtc *crtc = encoder->crtc;
  1588. REG_WRITE(sdvo->sdvo_reg, sdvo->saveSDVO);
  1589. /* Force a full mode set on the crtc. We're supposed to have the
  1590. mode_config lock already. */
  1591. if (connector->status == connector_status_connected)
  1592. drm_crtc_helper_set_mode(crtc, &crtc->mode, crtc->x, crtc->y,
  1593. NULL);
  1594. }
  1595. static const struct drm_encoder_helper_funcs psb_intel_sdvo_helper_funcs = {
  1596. .dpms = psb_intel_sdvo_dpms,
  1597. .mode_fixup = psb_intel_sdvo_mode_fixup,
  1598. .prepare = psb_intel_encoder_prepare,
  1599. .mode_set = psb_intel_sdvo_mode_set,
  1600. .commit = psb_intel_encoder_commit,
  1601. };
  1602. static const struct drm_connector_funcs psb_intel_sdvo_connector_funcs = {
  1603. .dpms = drm_helper_connector_dpms,
  1604. .save = psb_intel_sdvo_save,
  1605. .restore = psb_intel_sdvo_restore,
  1606. .detect = psb_intel_sdvo_detect,
  1607. .fill_modes = drm_helper_probe_single_connector_modes,
  1608. .set_property = psb_intel_sdvo_set_property,
  1609. .destroy = psb_intel_sdvo_destroy,
  1610. };
  1611. static const struct drm_connector_helper_funcs psb_intel_sdvo_connector_helper_funcs = {
  1612. .get_modes = psb_intel_sdvo_get_modes,
  1613. .mode_valid = psb_intel_sdvo_mode_valid,
  1614. .best_encoder = psb_intel_best_encoder,
  1615. };
  1616. static void psb_intel_sdvo_enc_destroy(struct drm_encoder *encoder)
  1617. {
  1618. struct psb_intel_sdvo *psb_intel_sdvo = to_psb_intel_sdvo(encoder);
  1619. if (psb_intel_sdvo->sdvo_lvds_fixed_mode != NULL)
  1620. drm_mode_destroy(encoder->dev,
  1621. psb_intel_sdvo->sdvo_lvds_fixed_mode);
  1622. i2c_del_adapter(&psb_intel_sdvo->ddc);
  1623. psb_intel_encoder_destroy(encoder);
  1624. }
  1625. static const struct drm_encoder_funcs psb_intel_sdvo_enc_funcs = {
  1626. .destroy = psb_intel_sdvo_enc_destroy,
  1627. };
  1628. static void
  1629. psb_intel_sdvo_guess_ddc_bus(struct psb_intel_sdvo *sdvo)
  1630. {
  1631. /* FIXME: At the moment, ddc_bus = 2 is the only thing that works.
  1632. * We need to figure out if this is true for all available poulsbo
  1633. * hardware, or if we need to fiddle with the guessing code above.
  1634. * The problem might go away if we can parse sdvo mappings from bios */
  1635. sdvo->ddc_bus = 2;
  1636. #if 0
  1637. uint16_t mask = 0;
  1638. unsigned int num_bits;
  1639. /* Make a mask of outputs less than or equal to our own priority in the
  1640. * list.
  1641. */
  1642. switch (sdvo->controlled_output) {
  1643. case SDVO_OUTPUT_LVDS1:
  1644. mask |= SDVO_OUTPUT_LVDS1;
  1645. case SDVO_OUTPUT_LVDS0:
  1646. mask |= SDVO_OUTPUT_LVDS0;
  1647. case SDVO_OUTPUT_TMDS1:
  1648. mask |= SDVO_OUTPUT_TMDS1;
  1649. case SDVO_OUTPUT_TMDS0:
  1650. mask |= SDVO_OUTPUT_TMDS0;
  1651. case SDVO_OUTPUT_RGB1:
  1652. mask |= SDVO_OUTPUT_RGB1;
  1653. case SDVO_OUTPUT_RGB0:
  1654. mask |= SDVO_OUTPUT_RGB0;
  1655. break;
  1656. }
  1657. /* Count bits to find what number we are in the priority list. */
  1658. mask &= sdvo->caps.output_flags;
  1659. num_bits = hweight16(mask);
  1660. /* If more than 3 outputs, default to DDC bus 3 for now. */
  1661. if (num_bits > 3)
  1662. num_bits = 3;
  1663. /* Corresponds to SDVO_CONTROL_BUS_DDCx */
  1664. sdvo->ddc_bus = 1 << num_bits;
  1665. #endif
  1666. }
  1667. /**
  1668. * Choose the appropriate DDC bus for control bus switch command for this
  1669. * SDVO output based on the controlled output.
  1670. *
  1671. * DDC bus number assignment is in a priority order of RGB outputs, then TMDS
  1672. * outputs, then LVDS outputs.
  1673. */
  1674. static void
  1675. psb_intel_sdvo_select_ddc_bus(struct drm_psb_private *dev_priv,
  1676. struct psb_intel_sdvo *sdvo, u32 reg)
  1677. {
  1678. struct sdvo_device_mapping *mapping;
  1679. if (IS_SDVOB(reg))
  1680. mapping = &(dev_priv->sdvo_mappings[0]);
  1681. else
  1682. mapping = &(dev_priv->sdvo_mappings[1]);
  1683. if (mapping->initialized)
  1684. sdvo->ddc_bus = 1 << ((mapping->ddc_pin & 0xf0) >> 4);
  1685. else
  1686. psb_intel_sdvo_guess_ddc_bus(sdvo);
  1687. }
  1688. static void
  1689. psb_intel_sdvo_select_i2c_bus(struct drm_psb_private *dev_priv,
  1690. struct psb_intel_sdvo *sdvo, u32 reg)
  1691. {
  1692. struct sdvo_device_mapping *mapping;
  1693. u8 pin, speed;
  1694. if (IS_SDVOB(reg))
  1695. mapping = &dev_priv->sdvo_mappings[0];
  1696. else
  1697. mapping = &dev_priv->sdvo_mappings[1];
  1698. pin = GMBUS_PORT_DPB;
  1699. speed = GMBUS_RATE_1MHZ >> 8;
  1700. if (mapping->initialized) {
  1701. pin = mapping->i2c_pin;
  1702. speed = mapping->i2c_speed;
  1703. }
  1704. if (pin < GMBUS_NUM_PORTS) {
  1705. sdvo->i2c = &dev_priv->gmbus[pin].adapter;
  1706. gma_intel_gmbus_set_speed(sdvo->i2c, speed);
  1707. gma_intel_gmbus_force_bit(sdvo->i2c, true);
  1708. } else
  1709. sdvo->i2c = &dev_priv->gmbus[GMBUS_PORT_DPB].adapter;
  1710. }
  1711. static bool
  1712. psb_intel_sdvo_is_hdmi_connector(struct psb_intel_sdvo *psb_intel_sdvo, int device)
  1713. {
  1714. return psb_intel_sdvo_check_supp_encode(psb_intel_sdvo);
  1715. }
  1716. static u8
  1717. psb_intel_sdvo_get_slave_addr(struct drm_device *dev, int sdvo_reg)
  1718. {
  1719. struct drm_psb_private *dev_priv = dev->dev_private;
  1720. struct sdvo_device_mapping *my_mapping, *other_mapping;
  1721. if (IS_SDVOB(sdvo_reg)) {
  1722. my_mapping = &dev_priv->sdvo_mappings[0];
  1723. other_mapping = &dev_priv->sdvo_mappings[1];
  1724. } else {
  1725. my_mapping = &dev_priv->sdvo_mappings[1];
  1726. other_mapping = &dev_priv->sdvo_mappings[0];
  1727. }
  1728. /* If the BIOS described our SDVO device, take advantage of it. */
  1729. if (my_mapping->slave_addr)
  1730. return my_mapping->slave_addr;
  1731. /* If the BIOS only described a different SDVO device, use the
  1732. * address that it isn't using.
  1733. */
  1734. if (other_mapping->slave_addr) {
  1735. if (other_mapping->slave_addr == 0x70)
  1736. return 0x72;
  1737. else
  1738. return 0x70;
  1739. }
  1740. /* No SDVO device info is found for another DVO port,
  1741. * so use mapping assumption we had before BIOS parsing.
  1742. */
  1743. if (IS_SDVOB(sdvo_reg))
  1744. return 0x70;
  1745. else
  1746. return 0x72;
  1747. }
  1748. static void
  1749. psb_intel_sdvo_connector_init(struct psb_intel_sdvo_connector *connector,
  1750. struct psb_intel_sdvo *encoder)
  1751. {
  1752. drm_connector_init(encoder->base.base.dev,
  1753. &connector->base.base,
  1754. &psb_intel_sdvo_connector_funcs,
  1755. connector->base.base.connector_type);
  1756. drm_connector_helper_add(&connector->base.base,
  1757. &psb_intel_sdvo_connector_helper_funcs);
  1758. connector->base.base.interlace_allowed = 0;
  1759. connector->base.base.doublescan_allowed = 0;
  1760. connector->base.base.display_info.subpixel_order = SubPixelHorizontalRGB;
  1761. psb_intel_connector_attach_encoder(&connector->base, &encoder->base);
  1762. drm_sysfs_connector_add(&connector->base.base);
  1763. }
  1764. static void
  1765. psb_intel_sdvo_add_hdmi_properties(struct psb_intel_sdvo_connector *connector)
  1766. {
  1767. /* FIXME: We don't support HDMI at the moment
  1768. struct drm_device *dev = connector->base.base.dev;
  1769. intel_attach_force_audio_property(&connector->base.base);
  1770. intel_attach_broadcast_rgb_property(&connector->base.base);
  1771. */
  1772. }
  1773. static bool
  1774. psb_intel_sdvo_dvi_init(struct psb_intel_sdvo *psb_intel_sdvo, int device)
  1775. {
  1776. struct drm_encoder *encoder = &psb_intel_sdvo->base.base;
  1777. struct drm_connector *connector;
  1778. struct psb_intel_connector *intel_connector;
  1779. struct psb_intel_sdvo_connector *psb_intel_sdvo_connector;
  1780. psb_intel_sdvo_connector = kzalloc(sizeof(struct psb_intel_sdvo_connector), GFP_KERNEL);
  1781. if (!psb_intel_sdvo_connector)
  1782. return false;
  1783. if (device == 0) {
  1784. psb_intel_sdvo->controlled_output |= SDVO_OUTPUT_TMDS0;
  1785. psb_intel_sdvo_connector->output_flag = SDVO_OUTPUT_TMDS0;
  1786. } else if (device == 1) {
  1787. psb_intel_sdvo->controlled_output |= SDVO_OUTPUT_TMDS1;
  1788. psb_intel_sdvo_connector->output_flag = SDVO_OUTPUT_TMDS1;
  1789. }
  1790. intel_connector = &psb_intel_sdvo_connector->base;
  1791. connector = &intel_connector->base;
  1792. // connector->polled = DRM_CONNECTOR_POLL_CONNECT | DRM_CONNECTOR_POLL_DISCONNECT;
  1793. encoder->encoder_type = DRM_MODE_ENCODER_TMDS;
  1794. connector->connector_type = DRM_MODE_CONNECTOR_DVID;
  1795. if (psb_intel_sdvo_is_hdmi_connector(psb_intel_sdvo, device)) {
  1796. connector->connector_type = DRM_MODE_CONNECTOR_HDMIA;
  1797. psb_intel_sdvo->is_hdmi = true;
  1798. }
  1799. psb_intel_sdvo->base.clone_mask = ((1 << INTEL_SDVO_NON_TV_CLONE_BIT) |
  1800. (1 << INTEL_ANALOG_CLONE_BIT));
  1801. psb_intel_sdvo_connector_init(psb_intel_sdvo_connector, psb_intel_sdvo);
  1802. if (psb_intel_sdvo->is_hdmi)
  1803. psb_intel_sdvo_add_hdmi_properties(psb_intel_sdvo_connector);
  1804. return true;
  1805. }
  1806. static bool
  1807. psb_intel_sdvo_tv_init(struct psb_intel_sdvo *psb_intel_sdvo, int type)
  1808. {
  1809. struct drm_encoder *encoder = &psb_intel_sdvo->base.base;
  1810. struct drm_connector *connector;
  1811. struct psb_intel_connector *intel_connector;
  1812. struct psb_intel_sdvo_connector *psb_intel_sdvo_connector;
  1813. psb_intel_sdvo_connector = kzalloc(sizeof(struct psb_intel_sdvo_connector), GFP_KERNEL);
  1814. if (!psb_intel_sdvo_connector)
  1815. return false;
  1816. intel_connector = &psb_intel_sdvo_connector->base;
  1817. connector = &intel_connector->base;
  1818. encoder->encoder_type = DRM_MODE_ENCODER_TVDAC;
  1819. connector->connector_type = DRM_MODE_CONNECTOR_SVIDEO;
  1820. psb_intel_sdvo->controlled_output |= type;
  1821. psb_intel_sdvo_connector->output_flag = type;
  1822. psb_intel_sdvo->is_tv = true;
  1823. psb_intel_sdvo->base.needs_tv_clock = true;
  1824. psb_intel_sdvo->base.clone_mask = 1 << INTEL_SDVO_TV_CLONE_BIT;
  1825. psb_intel_sdvo_connector_init(psb_intel_sdvo_connector, psb_intel_sdvo);
  1826. if (!psb_intel_sdvo_tv_create_property(psb_intel_sdvo, psb_intel_sdvo_connector, type))
  1827. goto err;
  1828. if (!psb_intel_sdvo_create_enhance_property(psb_intel_sdvo, psb_intel_sdvo_connector))
  1829. goto err;
  1830. return true;
  1831. err:
  1832. psb_intel_sdvo_destroy(connector);
  1833. return false;
  1834. }
  1835. static bool
  1836. psb_intel_sdvo_analog_init(struct psb_intel_sdvo *psb_intel_sdvo, int device)
  1837. {
  1838. struct drm_encoder *encoder = &psb_intel_sdvo->base.base;
  1839. struct drm_connector *connector;
  1840. struct psb_intel_connector *intel_connector;
  1841. struct psb_intel_sdvo_connector *psb_intel_sdvo_connector;
  1842. psb_intel_sdvo_connector = kzalloc(sizeof(struct psb_intel_sdvo_connector), GFP_KERNEL);
  1843. if (!psb_intel_sdvo_connector)
  1844. return false;
  1845. intel_connector = &psb_intel_sdvo_connector->base;
  1846. connector = &intel_connector->base;
  1847. connector->polled = DRM_CONNECTOR_POLL_CONNECT;
  1848. encoder->encoder_type = DRM_MODE_ENCODER_DAC;
  1849. connector->connector_type = DRM_MODE_CONNECTOR_VGA;
  1850. if (device == 0) {
  1851. psb_intel_sdvo->controlled_output |= SDVO_OUTPUT_RGB0;
  1852. psb_intel_sdvo_connector->output_flag = SDVO_OUTPUT_RGB0;
  1853. } else if (device == 1) {
  1854. psb_intel_sdvo->controlled_output |= SDVO_OUTPUT_RGB1;
  1855. psb_intel_sdvo_connector->output_flag = SDVO_OUTPUT_RGB1;
  1856. }
  1857. psb_intel_sdvo->base.clone_mask = ((1 << INTEL_SDVO_NON_TV_CLONE_BIT) |
  1858. (1 << INTEL_ANALOG_CLONE_BIT));
  1859. psb_intel_sdvo_connector_init(psb_intel_sdvo_connector,
  1860. psb_intel_sdvo);
  1861. return true;
  1862. }
  1863. static bool
  1864. psb_intel_sdvo_lvds_init(struct psb_intel_sdvo *psb_intel_sdvo, int device)
  1865. {
  1866. struct drm_encoder *encoder = &psb_intel_sdvo->base.base;
  1867. struct drm_connector *connector;
  1868. struct psb_intel_connector *intel_connector;
  1869. struct psb_intel_sdvo_connector *psb_intel_sdvo_connector;
  1870. psb_intel_sdvo_connector = kzalloc(sizeof(struct psb_intel_sdvo_connector), GFP_KERNEL);
  1871. if (!psb_intel_sdvo_connector)
  1872. return false;
  1873. intel_connector = &psb_intel_sdvo_connector->base;
  1874. connector = &intel_connector->base;
  1875. encoder->encoder_type = DRM_MODE_ENCODER_LVDS;
  1876. connector->connector_type = DRM_MODE_CONNECTOR_LVDS;
  1877. if (device == 0) {
  1878. psb_intel_sdvo->controlled_output |= SDVO_OUTPUT_LVDS0;
  1879. psb_intel_sdvo_connector->output_flag = SDVO_OUTPUT_LVDS0;
  1880. } else if (device == 1) {
  1881. psb_intel_sdvo->controlled_output |= SDVO_OUTPUT_LVDS1;
  1882. psb_intel_sdvo_connector->output_flag = SDVO_OUTPUT_LVDS1;
  1883. }
  1884. psb_intel_sdvo->base.clone_mask = ((1 << INTEL_ANALOG_CLONE_BIT) |
  1885. (1 << INTEL_SDVO_LVDS_CLONE_BIT));
  1886. psb_intel_sdvo_connector_init(psb_intel_sdvo_connector, psb_intel_sdvo);
  1887. if (!psb_intel_sdvo_create_enhance_property(psb_intel_sdvo, psb_intel_sdvo_connector))
  1888. goto err;
  1889. return true;
  1890. err:
  1891. psb_intel_sdvo_destroy(connector);
  1892. return false;
  1893. }
  1894. static bool
  1895. psb_intel_sdvo_output_setup(struct psb_intel_sdvo *psb_intel_sdvo, uint16_t flags)
  1896. {
  1897. psb_intel_sdvo->is_tv = false;
  1898. psb_intel_sdvo->base.needs_tv_clock = false;
  1899. psb_intel_sdvo->is_lvds = false;
  1900. /* SDVO requires XXX1 function may not exist unless it has XXX0 function.*/
  1901. if (flags & SDVO_OUTPUT_TMDS0)
  1902. if (!psb_intel_sdvo_dvi_init(psb_intel_sdvo, 0))
  1903. return false;
  1904. if ((flags & SDVO_TMDS_MASK) == SDVO_TMDS_MASK)
  1905. if (!psb_intel_sdvo_dvi_init(psb_intel_sdvo, 1))
  1906. return false;
  1907. /* TV has no XXX1 function block */
  1908. if (flags & SDVO_OUTPUT_SVID0)
  1909. if (!psb_intel_sdvo_tv_init(psb_intel_sdvo, SDVO_OUTPUT_SVID0))
  1910. return false;
  1911. if (flags & SDVO_OUTPUT_CVBS0)
  1912. if (!psb_intel_sdvo_tv_init(psb_intel_sdvo, SDVO_OUTPUT_CVBS0))
  1913. return false;
  1914. if (flags & SDVO_OUTPUT_RGB0)
  1915. if (!psb_intel_sdvo_analog_init(psb_intel_sdvo, 0))
  1916. return false;
  1917. if ((flags & SDVO_RGB_MASK) == SDVO_RGB_MASK)
  1918. if (!psb_intel_sdvo_analog_init(psb_intel_sdvo, 1))
  1919. return false;
  1920. if (flags & SDVO_OUTPUT_LVDS0)
  1921. if (!psb_intel_sdvo_lvds_init(psb_intel_sdvo, 0))
  1922. return false;
  1923. if ((flags & SDVO_LVDS_MASK) == SDVO_LVDS_MASK)
  1924. if (!psb_intel_sdvo_lvds_init(psb_intel_sdvo, 1))
  1925. return false;
  1926. if ((flags & SDVO_OUTPUT_MASK) == 0) {
  1927. unsigned char bytes[2];
  1928. psb_intel_sdvo->controlled_output = 0;
  1929. memcpy(bytes, &psb_intel_sdvo->caps.output_flags, 2);
  1930. DRM_DEBUG_KMS("%s: Unknown SDVO output type (0x%02x%02x)\n",
  1931. SDVO_NAME(psb_intel_sdvo),
  1932. bytes[0], bytes[1]);
  1933. return false;
  1934. }
  1935. psb_intel_sdvo->base.crtc_mask = (1 << 0) | (1 << 1);
  1936. return true;
  1937. }
  1938. static bool psb_intel_sdvo_tv_create_property(struct psb_intel_sdvo *psb_intel_sdvo,
  1939. struct psb_intel_sdvo_connector *psb_intel_sdvo_connector,
  1940. int type)
  1941. {
  1942. struct drm_device *dev = psb_intel_sdvo->base.base.dev;
  1943. struct psb_intel_sdvo_tv_format format;
  1944. uint32_t format_map, i;
  1945. if (!psb_intel_sdvo_set_target_output(psb_intel_sdvo, type))
  1946. return false;
  1947. BUILD_BUG_ON(sizeof(format) != 6);
  1948. if (!psb_intel_sdvo_get_value(psb_intel_sdvo,
  1949. SDVO_CMD_GET_SUPPORTED_TV_FORMATS,
  1950. &format, sizeof(format)))
  1951. return false;
  1952. memcpy(&format_map, &format, min(sizeof(format_map), sizeof(format)));
  1953. if (format_map == 0)
  1954. return false;
  1955. psb_intel_sdvo_connector->format_supported_num = 0;
  1956. for (i = 0 ; i < TV_FORMAT_NUM; i++)
  1957. if (format_map & (1 << i))
  1958. psb_intel_sdvo_connector->tv_format_supported[psb_intel_sdvo_connector->format_supported_num++] = i;
  1959. psb_intel_sdvo_connector->tv_format =
  1960. drm_property_create(dev, DRM_MODE_PROP_ENUM,
  1961. "mode", psb_intel_sdvo_connector->format_supported_num);
  1962. if (!psb_intel_sdvo_connector->tv_format)
  1963. return false;
  1964. for (i = 0; i < psb_intel_sdvo_connector->format_supported_num; i++)
  1965. drm_property_add_enum(
  1966. psb_intel_sdvo_connector->tv_format, i,
  1967. i, tv_format_names[psb_intel_sdvo_connector->tv_format_supported[i]]);
  1968. psb_intel_sdvo->tv_format_index = psb_intel_sdvo_connector->tv_format_supported[0];
  1969. drm_object_attach_property(&psb_intel_sdvo_connector->base.base.base,
  1970. psb_intel_sdvo_connector->tv_format, 0);
  1971. return true;
  1972. }
  1973. #define ENHANCEMENT(name, NAME) do { \
  1974. if (enhancements.name) { \
  1975. if (!psb_intel_sdvo_get_value(psb_intel_sdvo, SDVO_CMD_GET_MAX_##NAME, &data_value, 4) || \
  1976. !psb_intel_sdvo_get_value(psb_intel_sdvo, SDVO_CMD_GET_##NAME, &response, 2)) \
  1977. return false; \
  1978. psb_intel_sdvo_connector->max_##name = data_value[0]; \
  1979. psb_intel_sdvo_connector->cur_##name = response; \
  1980. psb_intel_sdvo_connector->name = \
  1981. drm_property_create_range(dev, 0, #name, 0, data_value[0]); \
  1982. if (!psb_intel_sdvo_connector->name) return false; \
  1983. drm_object_attach_property(&connector->base, \
  1984. psb_intel_sdvo_connector->name, \
  1985. psb_intel_sdvo_connector->cur_##name); \
  1986. DRM_DEBUG_KMS(#name ": max %d, default %d, current %d\n", \
  1987. data_value[0], data_value[1], response); \
  1988. } \
  1989. } while(0)
  1990. static bool
  1991. psb_intel_sdvo_create_enhance_property_tv(struct psb_intel_sdvo *psb_intel_sdvo,
  1992. struct psb_intel_sdvo_connector *psb_intel_sdvo_connector,
  1993. struct psb_intel_sdvo_enhancements_reply enhancements)
  1994. {
  1995. struct drm_device *dev = psb_intel_sdvo->base.base.dev;
  1996. struct drm_connector *connector = &psb_intel_sdvo_connector->base.base;
  1997. uint16_t response, data_value[2];
  1998. /* when horizontal overscan is supported, Add the left/right property */
  1999. if (enhancements.overscan_h) {
  2000. if (!psb_intel_sdvo_get_value(psb_intel_sdvo,
  2001. SDVO_CMD_GET_MAX_OVERSCAN_H,
  2002. &data_value, 4))
  2003. return false;
  2004. if (!psb_intel_sdvo_get_value(psb_intel_sdvo,
  2005. SDVO_CMD_GET_OVERSCAN_H,
  2006. &response, 2))
  2007. return false;
  2008. psb_intel_sdvo_connector->max_hscan = data_value[0];
  2009. psb_intel_sdvo_connector->left_margin = data_value[0] - response;
  2010. psb_intel_sdvo_connector->right_margin = psb_intel_sdvo_connector->left_margin;
  2011. psb_intel_sdvo_connector->left =
  2012. drm_property_create_range(dev, 0, "left_margin", 0, data_value[0]);
  2013. if (!psb_intel_sdvo_connector->left)
  2014. return false;
  2015. drm_object_attach_property(&connector->base,
  2016. psb_intel_sdvo_connector->left,
  2017. psb_intel_sdvo_connector->left_margin);
  2018. psb_intel_sdvo_connector->right =
  2019. drm_property_create_range(dev, 0, "right_margin", 0, data_value[0]);
  2020. if (!psb_intel_sdvo_connector->right)
  2021. return false;
  2022. drm_object_attach_property(&connector->base,
  2023. psb_intel_sdvo_connector->right,
  2024. psb_intel_sdvo_connector->right_margin);
  2025. DRM_DEBUG_KMS("h_overscan: max %d, "
  2026. "default %d, current %d\n",
  2027. data_value[0], data_value[1], response);
  2028. }
  2029. if (enhancements.overscan_v) {
  2030. if (!psb_intel_sdvo_get_value(psb_intel_sdvo,
  2031. SDVO_CMD_GET_MAX_OVERSCAN_V,
  2032. &data_value, 4))
  2033. return false;
  2034. if (!psb_intel_sdvo_get_value(psb_intel_sdvo,
  2035. SDVO_CMD_GET_OVERSCAN_V,
  2036. &response, 2))
  2037. return false;
  2038. psb_intel_sdvo_connector->max_vscan = data_value[0];
  2039. psb_intel_sdvo_connector->top_margin = data_value[0] - response;
  2040. psb_intel_sdvo_connector->bottom_margin = psb_intel_sdvo_connector->top_margin;
  2041. psb_intel_sdvo_connector->top =
  2042. drm_property_create_range(dev, 0, "top_margin", 0, data_value[0]);
  2043. if (!psb_intel_sdvo_connector->top)
  2044. return false;
  2045. drm_object_attach_property(&connector->base,
  2046. psb_intel_sdvo_connector->top,
  2047. psb_intel_sdvo_connector->top_margin);
  2048. psb_intel_sdvo_connector->bottom =
  2049. drm_property_create_range(dev, 0, "bottom_margin", 0, data_value[0]);
  2050. if (!psb_intel_sdvo_connector->bottom)
  2051. return false;
  2052. drm_object_attach_property(&connector->base,
  2053. psb_intel_sdvo_connector->bottom,
  2054. psb_intel_sdvo_connector->bottom_margin);
  2055. DRM_DEBUG_KMS("v_overscan: max %d, "
  2056. "default %d, current %d\n",
  2057. data_value[0], data_value[1], response);
  2058. }
  2059. ENHANCEMENT(hpos, HPOS);
  2060. ENHANCEMENT(vpos, VPOS);
  2061. ENHANCEMENT(saturation, SATURATION);
  2062. ENHANCEMENT(contrast, CONTRAST);
  2063. ENHANCEMENT(hue, HUE);
  2064. ENHANCEMENT(sharpness, SHARPNESS);
  2065. ENHANCEMENT(brightness, BRIGHTNESS);
  2066. ENHANCEMENT(flicker_filter, FLICKER_FILTER);
  2067. ENHANCEMENT(flicker_filter_adaptive, FLICKER_FILTER_ADAPTIVE);
  2068. ENHANCEMENT(flicker_filter_2d, FLICKER_FILTER_2D);
  2069. ENHANCEMENT(tv_chroma_filter, TV_CHROMA_FILTER);
  2070. ENHANCEMENT(tv_luma_filter, TV_LUMA_FILTER);
  2071. if (enhancements.dot_crawl) {
  2072. if (!psb_intel_sdvo_get_value(psb_intel_sdvo, SDVO_CMD_GET_DOT_CRAWL, &response, 2))
  2073. return false;
  2074. psb_intel_sdvo_connector->max_dot_crawl = 1;
  2075. psb_intel_sdvo_connector->cur_dot_crawl = response & 0x1;
  2076. psb_intel_sdvo_connector->dot_crawl =
  2077. drm_property_create_range(dev, 0, "dot_crawl", 0, 1);
  2078. if (!psb_intel_sdvo_connector->dot_crawl)
  2079. return false;
  2080. drm_object_attach_property(&connector->base,
  2081. psb_intel_sdvo_connector->dot_crawl,
  2082. psb_intel_sdvo_connector->cur_dot_crawl);
  2083. DRM_DEBUG_KMS("dot crawl: current %d\n", response);
  2084. }
  2085. return true;
  2086. }
  2087. static bool
  2088. psb_intel_sdvo_create_enhance_property_lvds(struct psb_intel_sdvo *psb_intel_sdvo,
  2089. struct psb_intel_sdvo_connector *psb_intel_sdvo_connector,
  2090. struct psb_intel_sdvo_enhancements_reply enhancements)
  2091. {
  2092. struct drm_device *dev = psb_intel_sdvo->base.base.dev;
  2093. struct drm_connector *connector = &psb_intel_sdvo_connector->base.base;
  2094. uint16_t response, data_value[2];
  2095. ENHANCEMENT(brightness, BRIGHTNESS);
  2096. return true;
  2097. }
  2098. #undef ENHANCEMENT
  2099. static bool psb_intel_sdvo_create_enhance_property(struct psb_intel_sdvo *psb_intel_sdvo,
  2100. struct psb_intel_sdvo_connector *psb_intel_sdvo_connector)
  2101. {
  2102. union {
  2103. struct psb_intel_sdvo_enhancements_reply reply;
  2104. uint16_t response;
  2105. } enhancements;
  2106. BUILD_BUG_ON(sizeof(enhancements) != 2);
  2107. enhancements.response = 0;
  2108. psb_intel_sdvo_get_value(psb_intel_sdvo,
  2109. SDVO_CMD_GET_SUPPORTED_ENHANCEMENTS,
  2110. &enhancements, sizeof(enhancements));
  2111. if (enhancements.response == 0) {
  2112. DRM_DEBUG_KMS("No enhancement is supported\n");
  2113. return true;
  2114. }
  2115. if (IS_TV(psb_intel_sdvo_connector))
  2116. return psb_intel_sdvo_create_enhance_property_tv(psb_intel_sdvo, psb_intel_sdvo_connector, enhancements.reply);
  2117. else if(IS_LVDS(psb_intel_sdvo_connector))
  2118. return psb_intel_sdvo_create_enhance_property_lvds(psb_intel_sdvo, psb_intel_sdvo_connector, enhancements.reply);
  2119. else
  2120. return true;
  2121. }
  2122. static int psb_intel_sdvo_ddc_proxy_xfer(struct i2c_adapter *adapter,
  2123. struct i2c_msg *msgs,
  2124. int num)
  2125. {
  2126. struct psb_intel_sdvo *sdvo = adapter->algo_data;
  2127. if (!psb_intel_sdvo_set_control_bus_switch(sdvo, sdvo->ddc_bus))
  2128. return -EIO;
  2129. return sdvo->i2c->algo->master_xfer(sdvo->i2c, msgs, num);
  2130. }
  2131. static u32 psb_intel_sdvo_ddc_proxy_func(struct i2c_adapter *adapter)
  2132. {
  2133. struct psb_intel_sdvo *sdvo = adapter->algo_data;
  2134. return sdvo->i2c->algo->functionality(sdvo->i2c);
  2135. }
  2136. static const struct i2c_algorithm psb_intel_sdvo_ddc_proxy = {
  2137. .master_xfer = psb_intel_sdvo_ddc_proxy_xfer,
  2138. .functionality = psb_intel_sdvo_ddc_proxy_func
  2139. };
  2140. static bool
  2141. psb_intel_sdvo_init_ddc_proxy(struct psb_intel_sdvo *sdvo,
  2142. struct drm_device *dev)
  2143. {
  2144. sdvo->ddc.owner = THIS_MODULE;
  2145. sdvo->ddc.class = I2C_CLASS_DDC;
  2146. snprintf(sdvo->ddc.name, I2C_NAME_SIZE, "SDVO DDC proxy");
  2147. sdvo->ddc.dev.parent = &dev->pdev->dev;
  2148. sdvo->ddc.algo_data = sdvo;
  2149. sdvo->ddc.algo = &psb_intel_sdvo_ddc_proxy;
  2150. return i2c_add_adapter(&sdvo->ddc) == 0;
  2151. }
  2152. bool psb_intel_sdvo_init(struct drm_device *dev, int sdvo_reg)
  2153. {
  2154. struct drm_psb_private *dev_priv = dev->dev_private;
  2155. struct psb_intel_encoder *psb_intel_encoder;
  2156. struct psb_intel_sdvo *psb_intel_sdvo;
  2157. int i;
  2158. psb_intel_sdvo = kzalloc(sizeof(struct psb_intel_sdvo), GFP_KERNEL);
  2159. if (!psb_intel_sdvo)
  2160. return false;
  2161. psb_intel_sdvo->sdvo_reg = sdvo_reg;
  2162. psb_intel_sdvo->slave_addr = psb_intel_sdvo_get_slave_addr(dev, sdvo_reg) >> 1;
  2163. psb_intel_sdvo_select_i2c_bus(dev_priv, psb_intel_sdvo, sdvo_reg);
  2164. if (!psb_intel_sdvo_init_ddc_proxy(psb_intel_sdvo, dev)) {
  2165. kfree(psb_intel_sdvo);
  2166. return false;
  2167. }
  2168. /* encoder type will be decided later */
  2169. psb_intel_encoder = &psb_intel_sdvo->base;
  2170. psb_intel_encoder->type = INTEL_OUTPUT_SDVO;
  2171. drm_encoder_init(dev, &psb_intel_encoder->base, &psb_intel_sdvo_enc_funcs, 0);
  2172. /* Read the regs to test if we can talk to the device */
  2173. for (i = 0; i < 0x40; i++) {
  2174. u8 byte;
  2175. if (!psb_intel_sdvo_read_byte(psb_intel_sdvo, i, &byte)) {
  2176. DRM_DEBUG_KMS("No SDVO device found on SDVO%c\n",
  2177. IS_SDVOB(sdvo_reg) ? 'B' : 'C');
  2178. goto err;
  2179. }
  2180. }
  2181. if (IS_SDVOB(sdvo_reg))
  2182. dev_priv->hotplug_supported_mask |= SDVOB_HOTPLUG_INT_STATUS;
  2183. else
  2184. dev_priv->hotplug_supported_mask |= SDVOC_HOTPLUG_INT_STATUS;
  2185. drm_encoder_helper_add(&psb_intel_encoder->base, &psb_intel_sdvo_helper_funcs);
  2186. /* In default case sdvo lvds is false */
  2187. if (!psb_intel_sdvo_get_capabilities(psb_intel_sdvo, &psb_intel_sdvo->caps))
  2188. goto err;
  2189. if (psb_intel_sdvo_output_setup(psb_intel_sdvo,
  2190. psb_intel_sdvo->caps.output_flags) != true) {
  2191. DRM_DEBUG_KMS("SDVO output failed to setup on SDVO%c\n",
  2192. IS_SDVOB(sdvo_reg) ? 'B' : 'C');
  2193. goto err;
  2194. }
  2195. psb_intel_sdvo_select_ddc_bus(dev_priv, psb_intel_sdvo, sdvo_reg);
  2196. /* Set the input timing to the screen. Assume always input 0. */
  2197. if (!psb_intel_sdvo_set_target_input(psb_intel_sdvo))
  2198. goto err;
  2199. if (!psb_intel_sdvo_get_input_pixel_clock_range(psb_intel_sdvo,
  2200. &psb_intel_sdvo->pixel_clock_min,
  2201. &psb_intel_sdvo->pixel_clock_max))
  2202. goto err;
  2203. DRM_DEBUG_KMS("%s device VID/DID: %02X:%02X.%02X, "
  2204. "clock range %dMHz - %dMHz, "
  2205. "input 1: %c, input 2: %c, "
  2206. "output 1: %c, output 2: %c\n",
  2207. SDVO_NAME(psb_intel_sdvo),
  2208. psb_intel_sdvo->caps.vendor_id, psb_intel_sdvo->caps.device_id,
  2209. psb_intel_sdvo->caps.device_rev_id,
  2210. psb_intel_sdvo->pixel_clock_min / 1000,
  2211. psb_intel_sdvo->pixel_clock_max / 1000,
  2212. (psb_intel_sdvo->caps.sdvo_inputs_mask & 0x1) ? 'Y' : 'N',
  2213. (psb_intel_sdvo->caps.sdvo_inputs_mask & 0x2) ? 'Y' : 'N',
  2214. /* check currently supported outputs */
  2215. psb_intel_sdvo->caps.output_flags &
  2216. (SDVO_OUTPUT_TMDS0 | SDVO_OUTPUT_RGB0) ? 'Y' : 'N',
  2217. psb_intel_sdvo->caps.output_flags &
  2218. (SDVO_OUTPUT_TMDS1 | SDVO_OUTPUT_RGB1) ? 'Y' : 'N');
  2219. return true;
  2220. err:
  2221. drm_encoder_cleanup(&psb_intel_encoder->base);
  2222. i2c_del_adapter(&psb_intel_sdvo->ddc);
  2223. kfree(psb_intel_sdvo);
  2224. return false;
  2225. }