exynos_drm_g2d.c 36 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536
  1. /*
  2. * Copyright (C) 2012 Samsung Electronics Co.Ltd
  3. * Authors: Joonyoung Shim <jy0922.shim@samsung.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundationr
  8. */
  9. #include <linux/kernel.h>
  10. #include <linux/module.h>
  11. #include <linux/clk.h>
  12. #include <linux/err.h>
  13. #include <linux/interrupt.h>
  14. #include <linux/io.h>
  15. #include <linux/platform_device.h>
  16. #include <linux/pm_runtime.h>
  17. #include <linux/slab.h>
  18. #include <linux/workqueue.h>
  19. #include <linux/dma-mapping.h>
  20. #include <linux/dma-attrs.h>
  21. #include <linux/of.h>
  22. #include <drm/drmP.h>
  23. #include <drm/exynos_drm.h>
  24. #include "exynos_drm_drv.h"
  25. #include "exynos_drm_gem.h"
  26. #include "exynos_drm_iommu.h"
  27. #define G2D_HW_MAJOR_VER 4
  28. #define G2D_HW_MINOR_VER 1
  29. /* vaild register range set from user: 0x0104 ~ 0x0880 */
  30. #define G2D_VALID_START 0x0104
  31. #define G2D_VALID_END 0x0880
  32. /* general registers */
  33. #define G2D_SOFT_RESET 0x0000
  34. #define G2D_INTEN 0x0004
  35. #define G2D_INTC_PEND 0x000C
  36. #define G2D_DMA_SFR_BASE_ADDR 0x0080
  37. #define G2D_DMA_COMMAND 0x0084
  38. #define G2D_DMA_STATUS 0x008C
  39. #define G2D_DMA_HOLD_CMD 0x0090
  40. /* command registers */
  41. #define G2D_BITBLT_START 0x0100
  42. /* registers for base address */
  43. #define G2D_SRC_BASE_ADDR 0x0304
  44. #define G2D_SRC_COLOR_MODE 0x030C
  45. #define G2D_SRC_LEFT_TOP 0x0310
  46. #define G2D_SRC_RIGHT_BOTTOM 0x0314
  47. #define G2D_SRC_PLANE2_BASE_ADDR 0x0318
  48. #define G2D_DST_BASE_ADDR 0x0404
  49. #define G2D_DST_COLOR_MODE 0x040C
  50. #define G2D_DST_LEFT_TOP 0x0410
  51. #define G2D_DST_RIGHT_BOTTOM 0x0414
  52. #define G2D_DST_PLANE2_BASE_ADDR 0x0418
  53. #define G2D_PAT_BASE_ADDR 0x0500
  54. #define G2D_MSK_BASE_ADDR 0x0520
  55. /* G2D_SOFT_RESET */
  56. #define G2D_SFRCLEAR (1 << 1)
  57. #define G2D_R (1 << 0)
  58. /* G2D_INTEN */
  59. #define G2D_INTEN_ACF (1 << 3)
  60. #define G2D_INTEN_UCF (1 << 2)
  61. #define G2D_INTEN_GCF (1 << 1)
  62. #define G2D_INTEN_SCF (1 << 0)
  63. /* G2D_INTC_PEND */
  64. #define G2D_INTP_ACMD_FIN (1 << 3)
  65. #define G2D_INTP_UCMD_FIN (1 << 2)
  66. #define G2D_INTP_GCMD_FIN (1 << 1)
  67. #define G2D_INTP_SCMD_FIN (1 << 0)
  68. /* G2D_DMA_COMMAND */
  69. #define G2D_DMA_HALT (1 << 2)
  70. #define G2D_DMA_CONTINUE (1 << 1)
  71. #define G2D_DMA_START (1 << 0)
  72. /* G2D_DMA_STATUS */
  73. #define G2D_DMA_LIST_DONE_COUNT (0xFF << 17)
  74. #define G2D_DMA_BITBLT_DONE_COUNT (0xFFFF << 1)
  75. #define G2D_DMA_DONE (1 << 0)
  76. #define G2D_DMA_LIST_DONE_COUNT_OFFSET 17
  77. /* G2D_DMA_HOLD_CMD */
  78. #define G2D_USER_HOLD (1 << 2)
  79. #define G2D_LIST_HOLD (1 << 1)
  80. #define G2D_BITBLT_HOLD (1 << 0)
  81. /* G2D_BITBLT_START */
  82. #define G2D_START_CASESEL (1 << 2)
  83. #define G2D_START_NHOLT (1 << 1)
  84. #define G2D_START_BITBLT (1 << 0)
  85. /* buffer color format */
  86. #define G2D_FMT_XRGB8888 0
  87. #define G2D_FMT_ARGB8888 1
  88. #define G2D_FMT_RGB565 2
  89. #define G2D_FMT_XRGB1555 3
  90. #define G2D_FMT_ARGB1555 4
  91. #define G2D_FMT_XRGB4444 5
  92. #define G2D_FMT_ARGB4444 6
  93. #define G2D_FMT_PACKED_RGB888 7
  94. #define G2D_FMT_A8 11
  95. #define G2D_FMT_L8 12
  96. /* buffer valid length */
  97. #define G2D_LEN_MIN 1
  98. #define G2D_LEN_MAX 8000
  99. #define G2D_CMDLIST_SIZE (PAGE_SIZE / 4)
  100. #define G2D_CMDLIST_NUM 64
  101. #define G2D_CMDLIST_POOL_SIZE (G2D_CMDLIST_SIZE * G2D_CMDLIST_NUM)
  102. #define G2D_CMDLIST_DATA_NUM (G2D_CMDLIST_SIZE / sizeof(u32) - 2)
  103. /* maximum buffer pool size of userptr is 64MB as default */
  104. #define MAX_POOL (64 * 1024 * 1024)
  105. enum {
  106. BUF_TYPE_GEM = 1,
  107. BUF_TYPE_USERPTR,
  108. };
  109. enum g2d_reg_type {
  110. REG_TYPE_NONE = -1,
  111. REG_TYPE_SRC,
  112. REG_TYPE_SRC_PLANE2,
  113. REG_TYPE_DST,
  114. REG_TYPE_DST_PLANE2,
  115. REG_TYPE_PAT,
  116. REG_TYPE_MSK,
  117. MAX_REG_TYPE_NR
  118. };
  119. /* cmdlist data structure */
  120. struct g2d_cmdlist {
  121. u32 head;
  122. unsigned long data[G2D_CMDLIST_DATA_NUM];
  123. u32 last; /* last data offset */
  124. };
  125. /*
  126. * A structure of buffer description
  127. *
  128. * @format: color format
  129. * @left_x: the x coordinates of left top corner
  130. * @top_y: the y coordinates of left top corner
  131. * @right_x: the x coordinates of right bottom corner
  132. * @bottom_y: the y coordinates of right bottom corner
  133. *
  134. */
  135. struct g2d_buf_desc {
  136. unsigned int format;
  137. unsigned int left_x;
  138. unsigned int top_y;
  139. unsigned int right_x;
  140. unsigned int bottom_y;
  141. };
  142. /*
  143. * A structure of buffer information
  144. *
  145. * @map_nr: manages the number of mapped buffers
  146. * @reg_types: stores regitster type in the order of requested command
  147. * @handles: stores buffer handle in its reg_type position
  148. * @types: stores buffer type in its reg_type position
  149. * @descs: stores buffer description in its reg_type position
  150. *
  151. */
  152. struct g2d_buf_info {
  153. unsigned int map_nr;
  154. enum g2d_reg_type reg_types[MAX_REG_TYPE_NR];
  155. unsigned long handles[MAX_REG_TYPE_NR];
  156. unsigned int types[MAX_REG_TYPE_NR];
  157. struct g2d_buf_desc descs[MAX_REG_TYPE_NR];
  158. };
  159. struct drm_exynos_pending_g2d_event {
  160. struct drm_pending_event base;
  161. struct drm_exynos_g2d_event event;
  162. };
  163. struct g2d_cmdlist_userptr {
  164. struct list_head list;
  165. dma_addr_t dma_addr;
  166. unsigned long userptr;
  167. unsigned long size;
  168. struct page **pages;
  169. unsigned int npages;
  170. struct sg_table *sgt;
  171. struct vm_area_struct *vma;
  172. atomic_t refcount;
  173. bool in_pool;
  174. bool out_of_list;
  175. };
  176. struct g2d_cmdlist_node {
  177. struct list_head list;
  178. struct g2d_cmdlist *cmdlist;
  179. dma_addr_t dma_addr;
  180. struct g2d_buf_info buf_info;
  181. struct drm_exynos_pending_g2d_event *event;
  182. };
  183. struct g2d_runqueue_node {
  184. struct list_head list;
  185. struct list_head run_cmdlist;
  186. struct list_head event_list;
  187. struct drm_file *filp;
  188. pid_t pid;
  189. struct completion complete;
  190. int async;
  191. };
  192. struct g2d_data {
  193. struct device *dev;
  194. struct clk *gate_clk;
  195. void __iomem *regs;
  196. int irq;
  197. struct workqueue_struct *g2d_workq;
  198. struct work_struct runqueue_work;
  199. struct exynos_drm_subdrv subdrv;
  200. bool suspended;
  201. /* cmdlist */
  202. struct g2d_cmdlist_node *cmdlist_node;
  203. struct list_head free_cmdlist;
  204. struct mutex cmdlist_mutex;
  205. dma_addr_t cmdlist_pool;
  206. void *cmdlist_pool_virt;
  207. struct dma_attrs cmdlist_dma_attrs;
  208. /* runqueue*/
  209. struct g2d_runqueue_node *runqueue_node;
  210. struct list_head runqueue;
  211. struct mutex runqueue_mutex;
  212. struct kmem_cache *runqueue_slab;
  213. unsigned long current_pool;
  214. unsigned long max_pool;
  215. };
  216. static int g2d_init_cmdlist(struct g2d_data *g2d)
  217. {
  218. struct device *dev = g2d->dev;
  219. struct g2d_cmdlist_node *node = g2d->cmdlist_node;
  220. struct exynos_drm_subdrv *subdrv = &g2d->subdrv;
  221. int nr;
  222. int ret;
  223. struct g2d_buf_info *buf_info;
  224. init_dma_attrs(&g2d->cmdlist_dma_attrs);
  225. dma_set_attr(DMA_ATTR_WRITE_COMBINE, &g2d->cmdlist_dma_attrs);
  226. g2d->cmdlist_pool_virt = dma_alloc_attrs(subdrv->drm_dev->dev,
  227. G2D_CMDLIST_POOL_SIZE,
  228. &g2d->cmdlist_pool, GFP_KERNEL,
  229. &g2d->cmdlist_dma_attrs);
  230. if (!g2d->cmdlist_pool_virt) {
  231. dev_err(dev, "failed to allocate dma memory\n");
  232. return -ENOMEM;
  233. }
  234. node = kcalloc(G2D_CMDLIST_NUM, sizeof(*node), GFP_KERNEL);
  235. if (!node) {
  236. dev_err(dev, "failed to allocate memory\n");
  237. ret = -ENOMEM;
  238. goto err;
  239. }
  240. for (nr = 0; nr < G2D_CMDLIST_NUM; nr++) {
  241. unsigned int i;
  242. node[nr].cmdlist =
  243. g2d->cmdlist_pool_virt + nr * G2D_CMDLIST_SIZE;
  244. node[nr].dma_addr =
  245. g2d->cmdlist_pool + nr * G2D_CMDLIST_SIZE;
  246. buf_info = &node[nr].buf_info;
  247. for (i = 0; i < MAX_REG_TYPE_NR; i++)
  248. buf_info->reg_types[i] = REG_TYPE_NONE;
  249. list_add_tail(&node[nr].list, &g2d->free_cmdlist);
  250. }
  251. return 0;
  252. err:
  253. dma_free_attrs(subdrv->drm_dev->dev, G2D_CMDLIST_POOL_SIZE,
  254. g2d->cmdlist_pool_virt,
  255. g2d->cmdlist_pool, &g2d->cmdlist_dma_attrs);
  256. return ret;
  257. }
  258. static void g2d_fini_cmdlist(struct g2d_data *g2d)
  259. {
  260. struct exynos_drm_subdrv *subdrv = &g2d->subdrv;
  261. kfree(g2d->cmdlist_node);
  262. dma_free_attrs(subdrv->drm_dev->dev, G2D_CMDLIST_POOL_SIZE,
  263. g2d->cmdlist_pool_virt,
  264. g2d->cmdlist_pool, &g2d->cmdlist_dma_attrs);
  265. }
  266. static struct g2d_cmdlist_node *g2d_get_cmdlist(struct g2d_data *g2d)
  267. {
  268. struct device *dev = g2d->dev;
  269. struct g2d_cmdlist_node *node;
  270. mutex_lock(&g2d->cmdlist_mutex);
  271. if (list_empty(&g2d->free_cmdlist)) {
  272. dev_err(dev, "there is no free cmdlist\n");
  273. mutex_unlock(&g2d->cmdlist_mutex);
  274. return NULL;
  275. }
  276. node = list_first_entry(&g2d->free_cmdlist, struct g2d_cmdlist_node,
  277. list);
  278. list_del_init(&node->list);
  279. mutex_unlock(&g2d->cmdlist_mutex);
  280. return node;
  281. }
  282. static void g2d_put_cmdlist(struct g2d_data *g2d, struct g2d_cmdlist_node *node)
  283. {
  284. mutex_lock(&g2d->cmdlist_mutex);
  285. list_move_tail(&node->list, &g2d->free_cmdlist);
  286. mutex_unlock(&g2d->cmdlist_mutex);
  287. }
  288. static void g2d_add_cmdlist_to_inuse(struct exynos_drm_g2d_private *g2d_priv,
  289. struct g2d_cmdlist_node *node)
  290. {
  291. struct g2d_cmdlist_node *lnode;
  292. if (list_empty(&g2d_priv->inuse_cmdlist))
  293. goto add_to_list;
  294. /* this links to base address of new cmdlist */
  295. lnode = list_entry(g2d_priv->inuse_cmdlist.prev,
  296. struct g2d_cmdlist_node, list);
  297. lnode->cmdlist->data[lnode->cmdlist->last] = node->dma_addr;
  298. add_to_list:
  299. list_add_tail(&node->list, &g2d_priv->inuse_cmdlist);
  300. if (node->event)
  301. list_add_tail(&node->event->base.link, &g2d_priv->event_list);
  302. }
  303. static void g2d_userptr_put_dma_addr(struct drm_device *drm_dev,
  304. unsigned long obj,
  305. bool force)
  306. {
  307. struct g2d_cmdlist_userptr *g2d_userptr =
  308. (struct g2d_cmdlist_userptr *)obj;
  309. if (!obj)
  310. return;
  311. if (force)
  312. goto out;
  313. atomic_dec(&g2d_userptr->refcount);
  314. if (atomic_read(&g2d_userptr->refcount) > 0)
  315. return;
  316. if (g2d_userptr->in_pool)
  317. return;
  318. out:
  319. exynos_gem_unmap_sgt_from_dma(drm_dev, g2d_userptr->sgt,
  320. DMA_BIDIRECTIONAL);
  321. exynos_gem_put_pages_to_userptr(g2d_userptr->pages,
  322. g2d_userptr->npages,
  323. g2d_userptr->vma);
  324. if (!g2d_userptr->out_of_list)
  325. list_del_init(&g2d_userptr->list);
  326. sg_free_table(g2d_userptr->sgt);
  327. kfree(g2d_userptr->sgt);
  328. drm_free_large(g2d_userptr->pages);
  329. kfree(g2d_userptr);
  330. }
  331. static dma_addr_t *g2d_userptr_get_dma_addr(struct drm_device *drm_dev,
  332. unsigned long userptr,
  333. unsigned long size,
  334. struct drm_file *filp,
  335. unsigned long *obj)
  336. {
  337. struct drm_exynos_file_private *file_priv = filp->driver_priv;
  338. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  339. struct g2d_cmdlist_userptr *g2d_userptr;
  340. struct g2d_data *g2d;
  341. struct page **pages;
  342. struct sg_table *sgt;
  343. struct vm_area_struct *vma;
  344. unsigned long start, end;
  345. unsigned int npages, offset;
  346. int ret;
  347. if (!size) {
  348. DRM_ERROR("invalid userptr size.\n");
  349. return ERR_PTR(-EINVAL);
  350. }
  351. g2d = dev_get_drvdata(g2d_priv->dev);
  352. /* check if userptr already exists in userptr_list. */
  353. list_for_each_entry(g2d_userptr, &g2d_priv->userptr_list, list) {
  354. if (g2d_userptr->userptr == userptr) {
  355. /*
  356. * also check size because there could be same address
  357. * and different size.
  358. */
  359. if (g2d_userptr->size == size) {
  360. atomic_inc(&g2d_userptr->refcount);
  361. *obj = (unsigned long)g2d_userptr;
  362. return &g2d_userptr->dma_addr;
  363. }
  364. /*
  365. * at this moment, maybe g2d dma is accessing this
  366. * g2d_userptr memory region so just remove this
  367. * g2d_userptr object from userptr_list not to be
  368. * referred again and also except it the userptr
  369. * pool to be released after the dma access completion.
  370. */
  371. g2d_userptr->out_of_list = true;
  372. g2d_userptr->in_pool = false;
  373. list_del_init(&g2d_userptr->list);
  374. break;
  375. }
  376. }
  377. g2d_userptr = kzalloc(sizeof(*g2d_userptr), GFP_KERNEL);
  378. if (!g2d_userptr) {
  379. DRM_ERROR("failed to allocate g2d_userptr.\n");
  380. return ERR_PTR(-ENOMEM);
  381. }
  382. atomic_set(&g2d_userptr->refcount, 1);
  383. start = userptr & PAGE_MASK;
  384. offset = userptr & ~PAGE_MASK;
  385. end = PAGE_ALIGN(userptr + size);
  386. npages = (end - start) >> PAGE_SHIFT;
  387. g2d_userptr->npages = npages;
  388. pages = drm_calloc_large(npages, sizeof(struct page *));
  389. if (!pages) {
  390. DRM_ERROR("failed to allocate pages.\n");
  391. ret = -ENOMEM;
  392. goto err_free;
  393. }
  394. vma = find_vma(current->mm, userptr);
  395. if (!vma) {
  396. DRM_ERROR("failed to get vm region.\n");
  397. ret = -EFAULT;
  398. goto err_free_pages;
  399. }
  400. if (vma->vm_end < userptr + size) {
  401. DRM_ERROR("vma is too small.\n");
  402. ret = -EFAULT;
  403. goto err_free_pages;
  404. }
  405. g2d_userptr->vma = exynos_gem_get_vma(vma);
  406. if (!g2d_userptr->vma) {
  407. DRM_ERROR("failed to copy vma.\n");
  408. ret = -ENOMEM;
  409. goto err_free_pages;
  410. }
  411. g2d_userptr->size = size;
  412. ret = exynos_gem_get_pages_from_userptr(start & PAGE_MASK,
  413. npages, pages, vma);
  414. if (ret < 0) {
  415. DRM_ERROR("failed to get user pages from userptr.\n");
  416. goto err_put_vma;
  417. }
  418. g2d_userptr->pages = pages;
  419. sgt = kzalloc(sizeof(*sgt), GFP_KERNEL);
  420. if (!sgt) {
  421. DRM_ERROR("failed to allocate sg table.\n");
  422. ret = -ENOMEM;
  423. goto err_free_userptr;
  424. }
  425. ret = sg_alloc_table_from_pages(sgt, pages, npages, offset,
  426. size, GFP_KERNEL);
  427. if (ret < 0) {
  428. DRM_ERROR("failed to get sgt from pages.\n");
  429. goto err_free_sgt;
  430. }
  431. g2d_userptr->sgt = sgt;
  432. ret = exynos_gem_map_sgt_with_dma(drm_dev, g2d_userptr->sgt,
  433. DMA_BIDIRECTIONAL);
  434. if (ret < 0) {
  435. DRM_ERROR("failed to map sgt with dma region.\n");
  436. goto err_sg_free_table;
  437. }
  438. g2d_userptr->dma_addr = sgt->sgl[0].dma_address;
  439. g2d_userptr->userptr = userptr;
  440. list_add_tail(&g2d_userptr->list, &g2d_priv->userptr_list);
  441. if (g2d->current_pool + (npages << PAGE_SHIFT) < g2d->max_pool) {
  442. g2d->current_pool += npages << PAGE_SHIFT;
  443. g2d_userptr->in_pool = true;
  444. }
  445. *obj = (unsigned long)g2d_userptr;
  446. return &g2d_userptr->dma_addr;
  447. err_sg_free_table:
  448. sg_free_table(sgt);
  449. err_free_sgt:
  450. kfree(sgt);
  451. err_free_userptr:
  452. exynos_gem_put_pages_to_userptr(g2d_userptr->pages,
  453. g2d_userptr->npages,
  454. g2d_userptr->vma);
  455. err_put_vma:
  456. exynos_gem_put_vma(g2d_userptr->vma);
  457. err_free_pages:
  458. drm_free_large(pages);
  459. err_free:
  460. kfree(g2d_userptr);
  461. return ERR_PTR(ret);
  462. }
  463. static void g2d_userptr_free_all(struct drm_device *drm_dev,
  464. struct g2d_data *g2d,
  465. struct drm_file *filp)
  466. {
  467. struct drm_exynos_file_private *file_priv = filp->driver_priv;
  468. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  469. struct g2d_cmdlist_userptr *g2d_userptr, *n;
  470. list_for_each_entry_safe(g2d_userptr, n, &g2d_priv->userptr_list, list)
  471. if (g2d_userptr->in_pool)
  472. g2d_userptr_put_dma_addr(drm_dev,
  473. (unsigned long)g2d_userptr,
  474. true);
  475. g2d->current_pool = 0;
  476. }
  477. static enum g2d_reg_type g2d_get_reg_type(int reg_offset)
  478. {
  479. enum g2d_reg_type reg_type;
  480. switch (reg_offset) {
  481. case G2D_SRC_BASE_ADDR:
  482. case G2D_SRC_COLOR_MODE:
  483. case G2D_SRC_LEFT_TOP:
  484. case G2D_SRC_RIGHT_BOTTOM:
  485. reg_type = REG_TYPE_SRC;
  486. break;
  487. case G2D_SRC_PLANE2_BASE_ADDR:
  488. reg_type = REG_TYPE_SRC_PLANE2;
  489. break;
  490. case G2D_DST_BASE_ADDR:
  491. case G2D_DST_COLOR_MODE:
  492. case G2D_DST_LEFT_TOP:
  493. case G2D_DST_RIGHT_BOTTOM:
  494. reg_type = REG_TYPE_DST;
  495. break;
  496. case G2D_DST_PLANE2_BASE_ADDR:
  497. reg_type = REG_TYPE_DST_PLANE2;
  498. break;
  499. case G2D_PAT_BASE_ADDR:
  500. reg_type = REG_TYPE_PAT;
  501. break;
  502. case G2D_MSK_BASE_ADDR:
  503. reg_type = REG_TYPE_MSK;
  504. break;
  505. default:
  506. reg_type = REG_TYPE_NONE;
  507. DRM_ERROR("Unknown register offset![%d]\n", reg_offset);
  508. break;
  509. };
  510. return reg_type;
  511. }
  512. static unsigned long g2d_get_buf_bpp(unsigned int format)
  513. {
  514. unsigned long bpp;
  515. switch (format) {
  516. case G2D_FMT_XRGB8888:
  517. case G2D_FMT_ARGB8888:
  518. bpp = 4;
  519. break;
  520. case G2D_FMT_RGB565:
  521. case G2D_FMT_XRGB1555:
  522. case G2D_FMT_ARGB1555:
  523. case G2D_FMT_XRGB4444:
  524. case G2D_FMT_ARGB4444:
  525. bpp = 2;
  526. break;
  527. case G2D_FMT_PACKED_RGB888:
  528. bpp = 3;
  529. break;
  530. default:
  531. bpp = 1;
  532. break;
  533. }
  534. return bpp;
  535. }
  536. static bool g2d_check_buf_desc_is_valid(struct g2d_buf_desc *buf_desc,
  537. enum g2d_reg_type reg_type,
  538. unsigned long size)
  539. {
  540. unsigned int width, height;
  541. unsigned long area;
  542. /*
  543. * check source and destination buffers only.
  544. * so the others are always valid.
  545. */
  546. if (reg_type != REG_TYPE_SRC && reg_type != REG_TYPE_DST)
  547. return true;
  548. width = buf_desc->right_x - buf_desc->left_x;
  549. if (width < G2D_LEN_MIN || width > G2D_LEN_MAX) {
  550. DRM_ERROR("width[%u] is out of range!\n", width);
  551. return false;
  552. }
  553. height = buf_desc->bottom_y - buf_desc->top_y;
  554. if (height < G2D_LEN_MIN || height > G2D_LEN_MAX) {
  555. DRM_ERROR("height[%u] is out of range!\n", height);
  556. return false;
  557. }
  558. area = (unsigned long)width * (unsigned long)height *
  559. g2d_get_buf_bpp(buf_desc->format);
  560. if (area > size) {
  561. DRM_ERROR("area[%lu] is out of range[%lu]!\n", area, size);
  562. return false;
  563. }
  564. return true;
  565. }
  566. static int g2d_map_cmdlist_gem(struct g2d_data *g2d,
  567. struct g2d_cmdlist_node *node,
  568. struct drm_device *drm_dev,
  569. struct drm_file *file)
  570. {
  571. struct g2d_cmdlist *cmdlist = node->cmdlist;
  572. struct g2d_buf_info *buf_info = &node->buf_info;
  573. int offset;
  574. int ret;
  575. int i;
  576. for (i = 0; i < buf_info->map_nr; i++) {
  577. struct g2d_buf_desc *buf_desc;
  578. enum g2d_reg_type reg_type;
  579. int reg_pos;
  580. unsigned long handle;
  581. dma_addr_t *addr;
  582. reg_pos = cmdlist->last - 2 * (i + 1);
  583. offset = cmdlist->data[reg_pos];
  584. handle = cmdlist->data[reg_pos + 1];
  585. reg_type = g2d_get_reg_type(offset);
  586. if (reg_type == REG_TYPE_NONE) {
  587. ret = -EFAULT;
  588. goto err;
  589. }
  590. buf_desc = &buf_info->descs[reg_type];
  591. if (buf_info->types[reg_type] == BUF_TYPE_GEM) {
  592. unsigned long size;
  593. size = exynos_drm_gem_get_size(drm_dev, handle, file);
  594. if (!size) {
  595. ret = -EFAULT;
  596. goto err;
  597. }
  598. if (!g2d_check_buf_desc_is_valid(buf_desc, reg_type,
  599. size)) {
  600. ret = -EFAULT;
  601. goto err;
  602. }
  603. addr = exynos_drm_gem_get_dma_addr(drm_dev, handle,
  604. file);
  605. if (IS_ERR(addr)) {
  606. ret = -EFAULT;
  607. goto err;
  608. }
  609. } else {
  610. struct drm_exynos_g2d_userptr g2d_userptr;
  611. if (copy_from_user(&g2d_userptr, (void __user *)handle,
  612. sizeof(struct drm_exynos_g2d_userptr))) {
  613. ret = -EFAULT;
  614. goto err;
  615. }
  616. if (!g2d_check_buf_desc_is_valid(buf_desc, reg_type,
  617. g2d_userptr.size)) {
  618. ret = -EFAULT;
  619. goto err;
  620. }
  621. addr = g2d_userptr_get_dma_addr(drm_dev,
  622. g2d_userptr.userptr,
  623. g2d_userptr.size,
  624. file,
  625. &handle);
  626. if (IS_ERR(addr)) {
  627. ret = -EFAULT;
  628. goto err;
  629. }
  630. }
  631. cmdlist->data[reg_pos + 1] = *addr;
  632. buf_info->reg_types[i] = reg_type;
  633. buf_info->handles[reg_type] = handle;
  634. }
  635. return 0;
  636. err:
  637. buf_info->map_nr = i;
  638. return ret;
  639. }
  640. static void g2d_unmap_cmdlist_gem(struct g2d_data *g2d,
  641. struct g2d_cmdlist_node *node,
  642. struct drm_file *filp)
  643. {
  644. struct exynos_drm_subdrv *subdrv = &g2d->subdrv;
  645. struct g2d_buf_info *buf_info = &node->buf_info;
  646. int i;
  647. for (i = 0; i < buf_info->map_nr; i++) {
  648. struct g2d_buf_desc *buf_desc;
  649. enum g2d_reg_type reg_type;
  650. unsigned long handle;
  651. reg_type = buf_info->reg_types[i];
  652. buf_desc = &buf_info->descs[reg_type];
  653. handle = buf_info->handles[reg_type];
  654. if (buf_info->types[reg_type] == BUF_TYPE_GEM)
  655. exynos_drm_gem_put_dma_addr(subdrv->drm_dev, handle,
  656. filp);
  657. else
  658. g2d_userptr_put_dma_addr(subdrv->drm_dev, handle,
  659. false);
  660. buf_info->reg_types[i] = REG_TYPE_NONE;
  661. buf_info->handles[reg_type] = 0;
  662. buf_info->types[reg_type] = 0;
  663. memset(buf_desc, 0x00, sizeof(*buf_desc));
  664. }
  665. buf_info->map_nr = 0;
  666. }
  667. static void g2d_dma_start(struct g2d_data *g2d,
  668. struct g2d_runqueue_node *runqueue_node)
  669. {
  670. struct g2d_cmdlist_node *node =
  671. list_first_entry(&runqueue_node->run_cmdlist,
  672. struct g2d_cmdlist_node, list);
  673. pm_runtime_get_sync(g2d->dev);
  674. clk_enable(g2d->gate_clk);
  675. writel_relaxed(node->dma_addr, g2d->regs + G2D_DMA_SFR_BASE_ADDR);
  676. writel_relaxed(G2D_DMA_START, g2d->regs + G2D_DMA_COMMAND);
  677. }
  678. static struct g2d_runqueue_node *g2d_get_runqueue_node(struct g2d_data *g2d)
  679. {
  680. struct g2d_runqueue_node *runqueue_node;
  681. if (list_empty(&g2d->runqueue))
  682. return NULL;
  683. runqueue_node = list_first_entry(&g2d->runqueue,
  684. struct g2d_runqueue_node, list);
  685. list_del_init(&runqueue_node->list);
  686. return runqueue_node;
  687. }
  688. static void g2d_free_runqueue_node(struct g2d_data *g2d,
  689. struct g2d_runqueue_node *runqueue_node)
  690. {
  691. struct g2d_cmdlist_node *node;
  692. if (!runqueue_node)
  693. return;
  694. mutex_lock(&g2d->cmdlist_mutex);
  695. /*
  696. * commands in run_cmdlist have been completed so unmap all gem
  697. * objects in each command node so that they are unreferenced.
  698. */
  699. list_for_each_entry(node, &runqueue_node->run_cmdlist, list)
  700. g2d_unmap_cmdlist_gem(g2d, node, runqueue_node->filp);
  701. list_splice_tail_init(&runqueue_node->run_cmdlist, &g2d->free_cmdlist);
  702. mutex_unlock(&g2d->cmdlist_mutex);
  703. kmem_cache_free(g2d->runqueue_slab, runqueue_node);
  704. }
  705. static void g2d_exec_runqueue(struct g2d_data *g2d)
  706. {
  707. g2d->runqueue_node = g2d_get_runqueue_node(g2d);
  708. if (g2d->runqueue_node)
  709. g2d_dma_start(g2d, g2d->runqueue_node);
  710. }
  711. static void g2d_runqueue_worker(struct work_struct *work)
  712. {
  713. struct g2d_data *g2d = container_of(work, struct g2d_data,
  714. runqueue_work);
  715. mutex_lock(&g2d->runqueue_mutex);
  716. clk_disable(g2d->gate_clk);
  717. pm_runtime_put_sync(g2d->dev);
  718. complete(&g2d->runqueue_node->complete);
  719. if (g2d->runqueue_node->async)
  720. g2d_free_runqueue_node(g2d, g2d->runqueue_node);
  721. if (g2d->suspended)
  722. g2d->runqueue_node = NULL;
  723. else
  724. g2d_exec_runqueue(g2d);
  725. mutex_unlock(&g2d->runqueue_mutex);
  726. }
  727. static void g2d_finish_event(struct g2d_data *g2d, u32 cmdlist_no)
  728. {
  729. struct drm_device *drm_dev = g2d->subdrv.drm_dev;
  730. struct g2d_runqueue_node *runqueue_node = g2d->runqueue_node;
  731. struct drm_exynos_pending_g2d_event *e;
  732. struct timeval now;
  733. unsigned long flags;
  734. if (list_empty(&runqueue_node->event_list))
  735. return;
  736. e = list_first_entry(&runqueue_node->event_list,
  737. struct drm_exynos_pending_g2d_event, base.link);
  738. do_gettimeofday(&now);
  739. e->event.tv_sec = now.tv_sec;
  740. e->event.tv_usec = now.tv_usec;
  741. e->event.cmdlist_no = cmdlist_no;
  742. spin_lock_irqsave(&drm_dev->event_lock, flags);
  743. list_move_tail(&e->base.link, &e->base.file_priv->event_list);
  744. wake_up_interruptible(&e->base.file_priv->event_wait);
  745. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  746. }
  747. static irqreturn_t g2d_irq_handler(int irq, void *dev_id)
  748. {
  749. struct g2d_data *g2d = dev_id;
  750. u32 pending;
  751. pending = readl_relaxed(g2d->regs + G2D_INTC_PEND);
  752. if (pending)
  753. writel_relaxed(pending, g2d->regs + G2D_INTC_PEND);
  754. if (pending & G2D_INTP_GCMD_FIN) {
  755. u32 cmdlist_no = readl_relaxed(g2d->regs + G2D_DMA_STATUS);
  756. cmdlist_no = (cmdlist_no & G2D_DMA_LIST_DONE_COUNT) >>
  757. G2D_DMA_LIST_DONE_COUNT_OFFSET;
  758. g2d_finish_event(g2d, cmdlist_no);
  759. writel_relaxed(0, g2d->regs + G2D_DMA_HOLD_CMD);
  760. if (!(pending & G2D_INTP_ACMD_FIN)) {
  761. writel_relaxed(G2D_DMA_CONTINUE,
  762. g2d->regs + G2D_DMA_COMMAND);
  763. }
  764. }
  765. if (pending & G2D_INTP_ACMD_FIN)
  766. queue_work(g2d->g2d_workq, &g2d->runqueue_work);
  767. return IRQ_HANDLED;
  768. }
  769. static int g2d_check_reg_offset(struct device *dev,
  770. struct g2d_cmdlist_node *node,
  771. int nr, bool for_addr)
  772. {
  773. struct g2d_cmdlist *cmdlist = node->cmdlist;
  774. int reg_offset;
  775. int index;
  776. int i;
  777. for (i = 0; i < nr; i++) {
  778. struct g2d_buf_info *buf_info = &node->buf_info;
  779. struct g2d_buf_desc *buf_desc;
  780. enum g2d_reg_type reg_type;
  781. unsigned long value;
  782. index = cmdlist->last - 2 * (i + 1);
  783. reg_offset = cmdlist->data[index] & ~0xfffff000;
  784. if (reg_offset < G2D_VALID_START || reg_offset > G2D_VALID_END)
  785. goto err;
  786. if (reg_offset % 4)
  787. goto err;
  788. switch (reg_offset) {
  789. case G2D_SRC_BASE_ADDR:
  790. case G2D_SRC_PLANE2_BASE_ADDR:
  791. case G2D_DST_BASE_ADDR:
  792. case G2D_DST_PLANE2_BASE_ADDR:
  793. case G2D_PAT_BASE_ADDR:
  794. case G2D_MSK_BASE_ADDR:
  795. if (!for_addr)
  796. goto err;
  797. reg_type = g2d_get_reg_type(reg_offset);
  798. if (reg_type == REG_TYPE_NONE)
  799. goto err;
  800. /* check userptr buffer type. */
  801. if ((cmdlist->data[index] & ~0x7fffffff) >> 31) {
  802. buf_info->types[reg_type] = BUF_TYPE_USERPTR;
  803. cmdlist->data[index] &= ~G2D_BUF_USERPTR;
  804. } else
  805. buf_info->types[reg_type] = BUF_TYPE_GEM;
  806. break;
  807. case G2D_SRC_COLOR_MODE:
  808. case G2D_DST_COLOR_MODE:
  809. if (for_addr)
  810. goto err;
  811. reg_type = g2d_get_reg_type(reg_offset);
  812. if (reg_type == REG_TYPE_NONE)
  813. goto err;
  814. buf_desc = &buf_info->descs[reg_type];
  815. value = cmdlist->data[index + 1];
  816. buf_desc->format = value & 0xf;
  817. break;
  818. case G2D_SRC_LEFT_TOP:
  819. case G2D_DST_LEFT_TOP:
  820. if (for_addr)
  821. goto err;
  822. reg_type = g2d_get_reg_type(reg_offset);
  823. if (reg_type == REG_TYPE_NONE)
  824. goto err;
  825. buf_desc = &buf_info->descs[reg_type];
  826. value = cmdlist->data[index + 1];
  827. buf_desc->left_x = value & 0x1fff;
  828. buf_desc->top_y = (value & 0x1fff0000) >> 16;
  829. break;
  830. case G2D_SRC_RIGHT_BOTTOM:
  831. case G2D_DST_RIGHT_BOTTOM:
  832. if (for_addr)
  833. goto err;
  834. reg_type = g2d_get_reg_type(reg_offset);
  835. if (reg_type == REG_TYPE_NONE)
  836. goto err;
  837. buf_desc = &buf_info->descs[reg_type];
  838. value = cmdlist->data[index + 1];
  839. buf_desc->right_x = value & 0x1fff;
  840. buf_desc->bottom_y = (value & 0x1fff0000) >> 16;
  841. break;
  842. default:
  843. if (for_addr)
  844. goto err;
  845. break;
  846. }
  847. }
  848. return 0;
  849. err:
  850. dev_err(dev, "Bad register offset: 0x%lx\n", cmdlist->data[index]);
  851. return -EINVAL;
  852. }
  853. /* ioctl functions */
  854. int exynos_g2d_get_ver_ioctl(struct drm_device *drm_dev, void *data,
  855. struct drm_file *file)
  856. {
  857. struct drm_exynos_g2d_get_ver *ver = data;
  858. ver->major = G2D_HW_MAJOR_VER;
  859. ver->minor = G2D_HW_MINOR_VER;
  860. return 0;
  861. }
  862. EXPORT_SYMBOL_GPL(exynos_g2d_get_ver_ioctl);
  863. int exynos_g2d_set_cmdlist_ioctl(struct drm_device *drm_dev, void *data,
  864. struct drm_file *file)
  865. {
  866. struct drm_exynos_file_private *file_priv = file->driver_priv;
  867. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  868. struct device *dev = g2d_priv->dev;
  869. struct g2d_data *g2d;
  870. struct drm_exynos_g2d_set_cmdlist *req = data;
  871. struct drm_exynos_g2d_cmd *cmd;
  872. struct drm_exynos_pending_g2d_event *e;
  873. struct g2d_cmdlist_node *node;
  874. struct g2d_cmdlist *cmdlist;
  875. unsigned long flags;
  876. int size;
  877. int ret;
  878. if (!dev)
  879. return -ENODEV;
  880. g2d = dev_get_drvdata(dev);
  881. if (!g2d)
  882. return -EFAULT;
  883. node = g2d_get_cmdlist(g2d);
  884. if (!node)
  885. return -ENOMEM;
  886. node->event = NULL;
  887. if (req->event_type != G2D_EVENT_NOT) {
  888. spin_lock_irqsave(&drm_dev->event_lock, flags);
  889. if (file->event_space < sizeof(e->event)) {
  890. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  891. ret = -ENOMEM;
  892. goto err;
  893. }
  894. file->event_space -= sizeof(e->event);
  895. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  896. e = kzalloc(sizeof(*node->event), GFP_KERNEL);
  897. if (!e) {
  898. dev_err(dev, "failed to allocate event\n");
  899. spin_lock_irqsave(&drm_dev->event_lock, flags);
  900. file->event_space += sizeof(e->event);
  901. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  902. ret = -ENOMEM;
  903. goto err;
  904. }
  905. e->event.base.type = DRM_EXYNOS_G2D_EVENT;
  906. e->event.base.length = sizeof(e->event);
  907. e->event.user_data = req->user_data;
  908. e->base.event = &e->event.base;
  909. e->base.file_priv = file;
  910. e->base.destroy = (void (*) (struct drm_pending_event *)) kfree;
  911. node->event = e;
  912. }
  913. cmdlist = node->cmdlist;
  914. cmdlist->last = 0;
  915. /*
  916. * If don't clear SFR registers, the cmdlist is affected by register
  917. * values of previous cmdlist. G2D hw executes SFR clear command and
  918. * a next command at the same time then the next command is ignored and
  919. * is executed rightly from next next command, so needs a dummy command
  920. * to next command of SFR clear command.
  921. */
  922. cmdlist->data[cmdlist->last++] = G2D_SOFT_RESET;
  923. cmdlist->data[cmdlist->last++] = G2D_SFRCLEAR;
  924. cmdlist->data[cmdlist->last++] = G2D_SRC_BASE_ADDR;
  925. cmdlist->data[cmdlist->last++] = 0;
  926. /*
  927. * 'LIST_HOLD' command should be set to the DMA_HOLD_CMD_REG
  928. * and GCF bit should be set to INTEN register if user wants
  929. * G2D interrupt event once current command list execution is
  930. * finished.
  931. * Otherwise only ACF bit should be set to INTEN register so
  932. * that one interrupt is occured after all command lists
  933. * have been completed.
  934. */
  935. if (node->event) {
  936. cmdlist->data[cmdlist->last++] = G2D_INTEN;
  937. cmdlist->data[cmdlist->last++] = G2D_INTEN_ACF | G2D_INTEN_GCF;
  938. cmdlist->data[cmdlist->last++] = G2D_DMA_HOLD_CMD;
  939. cmdlist->data[cmdlist->last++] = G2D_LIST_HOLD;
  940. } else {
  941. cmdlist->data[cmdlist->last++] = G2D_INTEN;
  942. cmdlist->data[cmdlist->last++] = G2D_INTEN_ACF;
  943. }
  944. /* Check size of cmdlist: last 2 is about G2D_BITBLT_START */
  945. size = cmdlist->last + req->cmd_nr * 2 + req->cmd_buf_nr * 2 + 2;
  946. if (size > G2D_CMDLIST_DATA_NUM) {
  947. dev_err(dev, "cmdlist size is too big\n");
  948. ret = -EINVAL;
  949. goto err_free_event;
  950. }
  951. cmd = (struct drm_exynos_g2d_cmd *)(uint32_t)req->cmd;
  952. if (copy_from_user(cmdlist->data + cmdlist->last,
  953. (void __user *)cmd,
  954. sizeof(*cmd) * req->cmd_nr)) {
  955. ret = -EFAULT;
  956. goto err_free_event;
  957. }
  958. cmdlist->last += req->cmd_nr * 2;
  959. ret = g2d_check_reg_offset(dev, node, req->cmd_nr, false);
  960. if (ret < 0)
  961. goto err_free_event;
  962. node->buf_info.map_nr = req->cmd_buf_nr;
  963. if (req->cmd_buf_nr) {
  964. struct drm_exynos_g2d_cmd *cmd_buf;
  965. cmd_buf = (struct drm_exynos_g2d_cmd *)(uint32_t)req->cmd_buf;
  966. if (copy_from_user(cmdlist->data + cmdlist->last,
  967. (void __user *)cmd_buf,
  968. sizeof(*cmd_buf) * req->cmd_buf_nr)) {
  969. ret = -EFAULT;
  970. goto err_free_event;
  971. }
  972. cmdlist->last += req->cmd_buf_nr * 2;
  973. ret = g2d_check_reg_offset(dev, node, req->cmd_buf_nr, true);
  974. if (ret < 0)
  975. goto err_free_event;
  976. ret = g2d_map_cmdlist_gem(g2d, node, drm_dev, file);
  977. if (ret < 0)
  978. goto err_unmap;
  979. }
  980. cmdlist->data[cmdlist->last++] = G2D_BITBLT_START;
  981. cmdlist->data[cmdlist->last++] = G2D_START_BITBLT;
  982. /* head */
  983. cmdlist->head = cmdlist->last / 2;
  984. /* tail */
  985. cmdlist->data[cmdlist->last] = 0;
  986. g2d_add_cmdlist_to_inuse(g2d_priv, node);
  987. return 0;
  988. err_unmap:
  989. g2d_unmap_cmdlist_gem(g2d, node, file);
  990. err_free_event:
  991. if (node->event) {
  992. spin_lock_irqsave(&drm_dev->event_lock, flags);
  993. file->event_space += sizeof(e->event);
  994. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  995. kfree(node->event);
  996. }
  997. err:
  998. g2d_put_cmdlist(g2d, node);
  999. return ret;
  1000. }
  1001. EXPORT_SYMBOL_GPL(exynos_g2d_set_cmdlist_ioctl);
  1002. int exynos_g2d_exec_ioctl(struct drm_device *drm_dev, void *data,
  1003. struct drm_file *file)
  1004. {
  1005. struct drm_exynos_file_private *file_priv = file->driver_priv;
  1006. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  1007. struct device *dev = g2d_priv->dev;
  1008. struct g2d_data *g2d;
  1009. struct drm_exynos_g2d_exec *req = data;
  1010. struct g2d_runqueue_node *runqueue_node;
  1011. struct list_head *run_cmdlist;
  1012. struct list_head *event_list;
  1013. if (!dev)
  1014. return -ENODEV;
  1015. g2d = dev_get_drvdata(dev);
  1016. if (!g2d)
  1017. return -EFAULT;
  1018. runqueue_node = kmem_cache_alloc(g2d->runqueue_slab, GFP_KERNEL);
  1019. if (!runqueue_node) {
  1020. dev_err(dev, "failed to allocate memory\n");
  1021. return -ENOMEM;
  1022. }
  1023. run_cmdlist = &runqueue_node->run_cmdlist;
  1024. event_list = &runqueue_node->event_list;
  1025. INIT_LIST_HEAD(run_cmdlist);
  1026. INIT_LIST_HEAD(event_list);
  1027. init_completion(&runqueue_node->complete);
  1028. runqueue_node->async = req->async;
  1029. list_splice_init(&g2d_priv->inuse_cmdlist, run_cmdlist);
  1030. list_splice_init(&g2d_priv->event_list, event_list);
  1031. if (list_empty(run_cmdlist)) {
  1032. dev_err(dev, "there is no inuse cmdlist\n");
  1033. kmem_cache_free(g2d->runqueue_slab, runqueue_node);
  1034. return -EPERM;
  1035. }
  1036. mutex_lock(&g2d->runqueue_mutex);
  1037. runqueue_node->pid = current->pid;
  1038. runqueue_node->filp = file;
  1039. list_add_tail(&runqueue_node->list, &g2d->runqueue);
  1040. if (!g2d->runqueue_node)
  1041. g2d_exec_runqueue(g2d);
  1042. mutex_unlock(&g2d->runqueue_mutex);
  1043. if (runqueue_node->async)
  1044. goto out;
  1045. wait_for_completion(&runqueue_node->complete);
  1046. g2d_free_runqueue_node(g2d, runqueue_node);
  1047. out:
  1048. return 0;
  1049. }
  1050. EXPORT_SYMBOL_GPL(exynos_g2d_exec_ioctl);
  1051. static int g2d_subdrv_probe(struct drm_device *drm_dev, struct device *dev)
  1052. {
  1053. struct g2d_data *g2d;
  1054. int ret;
  1055. g2d = dev_get_drvdata(dev);
  1056. if (!g2d)
  1057. return -EFAULT;
  1058. /* allocate dma-aware cmdlist buffer. */
  1059. ret = g2d_init_cmdlist(g2d);
  1060. if (ret < 0) {
  1061. dev_err(dev, "cmdlist init failed\n");
  1062. return ret;
  1063. }
  1064. if (!is_drm_iommu_supported(drm_dev))
  1065. return 0;
  1066. ret = drm_iommu_attach_device(drm_dev, dev);
  1067. if (ret < 0) {
  1068. dev_err(dev, "failed to enable iommu.\n");
  1069. g2d_fini_cmdlist(g2d);
  1070. }
  1071. return ret;
  1072. }
  1073. static void g2d_subdrv_remove(struct drm_device *drm_dev, struct device *dev)
  1074. {
  1075. if (!is_drm_iommu_supported(drm_dev))
  1076. return;
  1077. drm_iommu_detach_device(drm_dev, dev);
  1078. }
  1079. static int g2d_open(struct drm_device *drm_dev, struct device *dev,
  1080. struct drm_file *file)
  1081. {
  1082. struct drm_exynos_file_private *file_priv = file->driver_priv;
  1083. struct exynos_drm_g2d_private *g2d_priv;
  1084. g2d_priv = kzalloc(sizeof(*g2d_priv), GFP_KERNEL);
  1085. if (!g2d_priv) {
  1086. dev_err(dev, "failed to allocate g2d private data\n");
  1087. return -ENOMEM;
  1088. }
  1089. g2d_priv->dev = dev;
  1090. file_priv->g2d_priv = g2d_priv;
  1091. INIT_LIST_HEAD(&g2d_priv->inuse_cmdlist);
  1092. INIT_LIST_HEAD(&g2d_priv->event_list);
  1093. INIT_LIST_HEAD(&g2d_priv->userptr_list);
  1094. return 0;
  1095. }
  1096. static void g2d_close(struct drm_device *drm_dev, struct device *dev,
  1097. struct drm_file *file)
  1098. {
  1099. struct drm_exynos_file_private *file_priv = file->driver_priv;
  1100. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  1101. struct g2d_data *g2d;
  1102. struct g2d_cmdlist_node *node, *n;
  1103. if (!dev)
  1104. return;
  1105. g2d = dev_get_drvdata(dev);
  1106. if (!g2d)
  1107. return;
  1108. mutex_lock(&g2d->cmdlist_mutex);
  1109. list_for_each_entry_safe(node, n, &g2d_priv->inuse_cmdlist, list) {
  1110. /*
  1111. * unmap all gem objects not completed.
  1112. *
  1113. * P.S. if current process was terminated forcely then
  1114. * there may be some commands in inuse_cmdlist so unmap
  1115. * them.
  1116. */
  1117. g2d_unmap_cmdlist_gem(g2d, node, file);
  1118. list_move_tail(&node->list, &g2d->free_cmdlist);
  1119. }
  1120. mutex_unlock(&g2d->cmdlist_mutex);
  1121. /* release all g2d_userptr in pool. */
  1122. g2d_userptr_free_all(drm_dev, g2d, file);
  1123. kfree(file_priv->g2d_priv);
  1124. }
  1125. static int g2d_probe(struct platform_device *pdev)
  1126. {
  1127. struct device *dev = &pdev->dev;
  1128. struct resource *res;
  1129. struct g2d_data *g2d;
  1130. struct exynos_drm_subdrv *subdrv;
  1131. int ret;
  1132. g2d = devm_kzalloc(dev, sizeof(*g2d), GFP_KERNEL);
  1133. if (!g2d) {
  1134. dev_err(dev, "failed to allocate driver data\n");
  1135. return -ENOMEM;
  1136. }
  1137. g2d->runqueue_slab = kmem_cache_create("g2d_runqueue_slab",
  1138. sizeof(struct g2d_runqueue_node), 0, 0, NULL);
  1139. if (!g2d->runqueue_slab)
  1140. return -ENOMEM;
  1141. g2d->dev = dev;
  1142. g2d->g2d_workq = create_singlethread_workqueue("g2d");
  1143. if (!g2d->g2d_workq) {
  1144. dev_err(dev, "failed to create workqueue\n");
  1145. ret = -EINVAL;
  1146. goto err_destroy_slab;
  1147. }
  1148. INIT_WORK(&g2d->runqueue_work, g2d_runqueue_worker);
  1149. INIT_LIST_HEAD(&g2d->free_cmdlist);
  1150. INIT_LIST_HEAD(&g2d->runqueue);
  1151. mutex_init(&g2d->cmdlist_mutex);
  1152. mutex_init(&g2d->runqueue_mutex);
  1153. g2d->gate_clk = devm_clk_get(dev, "fimg2d");
  1154. if (IS_ERR(g2d->gate_clk)) {
  1155. dev_err(dev, "failed to get gate clock\n");
  1156. ret = PTR_ERR(g2d->gate_clk);
  1157. goto err_destroy_workqueue;
  1158. }
  1159. pm_runtime_enable(dev);
  1160. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  1161. g2d->regs = devm_ioremap_resource(dev, res);
  1162. if (IS_ERR(g2d->regs)) {
  1163. ret = PTR_ERR(g2d->regs);
  1164. goto err_put_clk;
  1165. }
  1166. g2d->irq = platform_get_irq(pdev, 0);
  1167. if (g2d->irq < 0) {
  1168. dev_err(dev, "failed to get irq\n");
  1169. ret = g2d->irq;
  1170. goto err_put_clk;
  1171. }
  1172. ret = devm_request_irq(dev, g2d->irq, g2d_irq_handler, 0,
  1173. "drm_g2d", g2d);
  1174. if (ret < 0) {
  1175. dev_err(dev, "irq request failed\n");
  1176. goto err_put_clk;
  1177. }
  1178. g2d->max_pool = MAX_POOL;
  1179. platform_set_drvdata(pdev, g2d);
  1180. subdrv = &g2d->subdrv;
  1181. subdrv->dev = dev;
  1182. subdrv->probe = g2d_subdrv_probe;
  1183. subdrv->remove = g2d_subdrv_remove;
  1184. subdrv->open = g2d_open;
  1185. subdrv->close = g2d_close;
  1186. ret = exynos_drm_subdrv_register(subdrv);
  1187. if (ret < 0) {
  1188. dev_err(dev, "failed to register drm g2d device\n");
  1189. goto err_put_clk;
  1190. }
  1191. dev_info(dev, "The exynos g2d(ver %d.%d) successfully probed\n",
  1192. G2D_HW_MAJOR_VER, G2D_HW_MINOR_VER);
  1193. return 0;
  1194. err_put_clk:
  1195. pm_runtime_disable(dev);
  1196. err_destroy_workqueue:
  1197. destroy_workqueue(g2d->g2d_workq);
  1198. err_destroy_slab:
  1199. kmem_cache_destroy(g2d->runqueue_slab);
  1200. return ret;
  1201. }
  1202. static int g2d_remove(struct platform_device *pdev)
  1203. {
  1204. struct g2d_data *g2d = platform_get_drvdata(pdev);
  1205. cancel_work_sync(&g2d->runqueue_work);
  1206. exynos_drm_subdrv_unregister(&g2d->subdrv);
  1207. while (g2d->runqueue_node) {
  1208. g2d_free_runqueue_node(g2d, g2d->runqueue_node);
  1209. g2d->runqueue_node = g2d_get_runqueue_node(g2d);
  1210. }
  1211. pm_runtime_disable(&pdev->dev);
  1212. g2d_fini_cmdlist(g2d);
  1213. destroy_workqueue(g2d->g2d_workq);
  1214. kmem_cache_destroy(g2d->runqueue_slab);
  1215. return 0;
  1216. }
  1217. #ifdef CONFIG_PM_SLEEP
  1218. static int g2d_suspend(struct device *dev)
  1219. {
  1220. struct g2d_data *g2d = dev_get_drvdata(dev);
  1221. mutex_lock(&g2d->runqueue_mutex);
  1222. g2d->suspended = true;
  1223. mutex_unlock(&g2d->runqueue_mutex);
  1224. while (g2d->runqueue_node)
  1225. /* FIXME: good range? */
  1226. usleep_range(500, 1000);
  1227. flush_work(&g2d->runqueue_work);
  1228. return 0;
  1229. }
  1230. static int g2d_resume(struct device *dev)
  1231. {
  1232. struct g2d_data *g2d = dev_get_drvdata(dev);
  1233. g2d->suspended = false;
  1234. g2d_exec_runqueue(g2d);
  1235. return 0;
  1236. }
  1237. #endif
  1238. static SIMPLE_DEV_PM_OPS(g2d_pm_ops, g2d_suspend, g2d_resume);
  1239. #ifdef CONFIG_OF
  1240. static const struct of_device_id exynos_g2d_match[] = {
  1241. { .compatible = "samsung,exynos5250-g2d" },
  1242. {},
  1243. };
  1244. MODULE_DEVICE_TABLE(of, exynos_g2d_match);
  1245. #endif
  1246. struct platform_driver g2d_driver = {
  1247. .probe = g2d_probe,
  1248. .remove = g2d_remove,
  1249. .driver = {
  1250. .name = "s5p-g2d",
  1251. .owner = THIS_MODULE,
  1252. .pm = &g2d_pm_ops,
  1253. .of_match_table = of_match_ptr(exynos_g2d_match),
  1254. },
  1255. };