r8a73a4.dtsi 1.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455
  1. /*
  2. * Device Tree Source for the r8a73a4 SoC
  3. *
  4. * Copyright (C) 2013 Renesas Solutions Corp.
  5. * Copyright (C) 2013 Magnus Damm
  6. *
  7. * This file is licensed under the terms of the GNU General Public License
  8. * version 2. This program is licensed "as is" without any warranty of any
  9. * kind, whether express or implied.
  10. */
  11. /include/ "skeleton.dtsi"
  12. / {
  13. compatible = "renesas,r8a73a4";
  14. interrupt-parent = <&gic>;
  15. cpus {
  16. #address-cells = <1>;
  17. #size-cells = <0>;
  18. cpu0: cpu@0 {
  19. device_type = "cpu";
  20. compatible = "arm,cortex-a15";
  21. reg = <0>;
  22. clock-frequency = <1500000000>;
  23. };
  24. };
  25. gic: interrupt-controller@f1001000 {
  26. compatible = "arm,cortex-a15-gic";
  27. #interrupt-cells = <3>;
  28. #address-cells = <0>;
  29. interrupt-controller;
  30. reg = <0xf1001000 0x1000>,
  31. <0xf1002000 0x1000>,
  32. <0xf1004000 0x2000>,
  33. <0xf1006000 0x2000>;
  34. interrupts = <1 9 0xf04>;
  35. gic-cpuif@4 {
  36. compatible = "arm,gic-cpuif";
  37. cpuif-id = <4>;
  38. cpu = <&cpu0>;
  39. };
  40. };
  41. timer {
  42. compatible = "arm,armv7-timer";
  43. interrupts = <1 13 0xf08>,
  44. <1 14 0xf08>,
  45. <1 11 0xf08>,
  46. <1 10 0xf08>;
  47. };
  48. };